Summary
The DLLs and the SelectI/O™ features in the Virtex™ architecture and Spartan™-II family make it the perfect choice for implementing a controller of a Double Data Rate (DDR) SDRAM. This application note describes the reference controller design for a 64-bit DDR SDRAM. At a clock rate of 100 MHz, and 64-bit data changing at both clock edges, a peak bandwidth of 1.6 GBytes/s is obtained. The reference design is synthesizable and achieves 100 MHz performance with auto place and route tools.

Introduction
With microprocessors getting faster every year, memory architectures must also improve to enhance the overall system performance. DDR SDRAM and RDRAM (Direct RAMBUS DRAM) are the top two contenders for this next generation of SDRAM.

DDR SDRAM has a peak bandwidth of 1.6 GBytes/s with 64-bit data lines and a 100 MHz clock frequency. While RDRAM, also with a peak bandwidth of 1.6 GBytes/s, but with 16-bit lines and a 400 MHz clock frequency is a revolutionary change, DDR SDRAM is a natural evolution from the existing SDRAM architecture.

The main advantage of DDR SDRAMs over RDRAMs is the use of the basic system infrastructure developed for PC-100. This eliminates the numerous design changes required by different "packet" protocols. DDR SDRAM was approved as a JEDEC (Joint Electron Device Engineering Council) standard in February, 1998, and is currently supported by most major SDRAM vendors.

This application note describes the DDR SDRAM controller design implemented in a Virtex series device. The first section briefly reviews the DDR SDRAM basics. The following section describes the SDRAM controller in detail. The final section summarizes the results.

DDR SDRAM Review
The DDR SDRAM is an enhancement to the traditional Synchronous DRAM. It supports data transfers on both edges of each clock cycle, effectively doubling the data throughput of the memory device.

The DDR SDRAM operates with a differential clock: CLK and \( \overline{CLK} \) (the crossing of CLK going High and \( \overline{CLK} \) going Low will be considered as the positive edge of the CLK). Commands (address and control signals) are registered at every CLK positive edge. Input data is registered on both edges of the DQS (data strobe), and output data is referenced to both edges of DQS, as well as to both edges of CLK.

A bidirectional data strobe is transmitted by the DDR SDRAM during reads and by the memory controller during writes. DQS is edge-aligned with data for reads, and center-aligned with data for writes.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.
The DDR SDRAM provides for programmable read or write burst lengths of 2, 4, or 8 locations. An AUTO PRECHARGE function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

All inputs are SSTL_2, including clock signals. All outputs are also SSTL_2, Class II.

**Burst Read Operation**

The burst read operation in DDR SDRAM is done in the same manner as the current SDRAM. The burst read command is issued by asserting CS and CAS Low while holding RAS and WE High at the rising edge of the clock (CLK) after $T_{RCD}$ from the bank activation. The address inputs determine the starting address for the burst. The mode register sets the type of burst (sequential or interleave) and the burst length (2, 4, 8). The first output data is available after the CAS latency from the read command, and the consecutive data are presented on the falling and rising edge of DQS until the burst length is completed.

**Burst Write Operation**

The burst write command is issued by having CS, CAS and WE Low while holding RAS High at the rising edge of the clock (CLK). The address inputs determine the starting column address. There is no write latency relative to DQS required for burst write cycle. The first data of a burst write cycle must be applied on the DQ pins $T_{DS}$ (data-in setup time) prior to data strobe edge. The data strobe signal is enabled after $T_{DQSS}$ from the rising edge of CLK issued by the WRITE command. The remaining data inputs must be supplied on each subsequent falling and rising edge of Data Strobe until the burst length is completed. When the burst has been finished, any additional data supplied to the DQ pins will be ignored.
The DDR SDRAM controller design features:

- Programmable burst lengths of 2, 4, and 8
- Programmable CAS latency of 1.5, 2, 2.5 and 3
- Burst length applies to both read and write
- Supports the following DDR SDRAM commands: LOAD_MR, AUTO_REFRESH, PRECHARGE, ACT ROW, READA, WRITEA, BURST_STOP, and NOP
- Interfaces with DDR SDRAM at 100 MHz, double data rate (200 Mbits/s/pin)
- Uses CLK instead of DQS to receive data from the DDR
- Uses clock DLLs to provide zero clock skew between user, FPGA, and DDR SDRAM clocks
- Interfaces with DDR SDRAM using SSTL2 I/Os

Figure 3 shows the different blocks in the top level reference design. The user_int module just contains the IO registers to latch system signals coming into the FPGA. The ddr_ctrl module contains the DDR SDRAM controller, including the I/Os to interface with the DDR SDRAM.

Figure 3: Top Level Block Diagram

Figure 4: ddr_ctrl Block Diagram
Controller Operation

This section describes how the user would issue different DDR SDRAM commands through the controller.

NOP

Set $u_{\text{cmd}} = 0000001$

Extended Mode Register Set (EMRS)

Set $u_{\text{cmd}} = 0000010$

Set $u_{\text{addr}[20]} = 1$ (BA0 = 1)

Mode Register Set (MRS)

Set $u_{\text{cmd}} = 0000010$

Set $u_{\text{addr}[2:0]} = \text{burst length}$

Set $u_{\text{addr}[3]} = \text{burst type}$

Set $u_{\text{addr}[6:4]} = \text{CAS latency}$

Set $u_{\text{addr}[7]} = \text{TM} \quad (0: \text{normal mode}, 1: \text{test mode})$

Set $u_{\text{addr}[8]} = \text{DLL} \quad (0: \text{no DLL reset}, 1: \text{DLL reset})$

Set $u_{\text{addr}[20]} = 0 \quad (\text{BA0} = 0)$

### Table 1: ddr_ctrl Pin Description

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Direction</th>
<th>Width</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>u_data_i</td>
<td>In</td>
<td>128</td>
<td>Write data</td>
</tr>
<tr>
<td>u_addr</td>
<td>In</td>
<td>22</td>
<td>Address</td>
</tr>
<tr>
<td>u_cmd</td>
<td>In</td>
<td>7</td>
<td>Command for controller</td>
</tr>
<tr>
<td>u_reset_n</td>
<td>In</td>
<td>1</td>
<td>Reset, active Low</td>
</tr>
<tr>
<td>u_clk</td>
<td>In</td>
<td>1</td>
<td>Input clock</td>
</tr>
<tr>
<td>u_clk_fb</td>
<td>In</td>
<td>1</td>
<td>Feedback clock, needs to connect to ddr_clk</td>
</tr>
<tr>
<td>u_data_o</td>
<td>Out</td>
<td>128</td>
<td>Read data</td>
</tr>
<tr>
<td>u_data_valid</td>
<td>Out</td>
<td>1</td>
<td>When data on u_data_o is valid, u_data_valid = 1.</td>
</tr>
<tr>
<td>u_ref_ack</td>
<td>Out</td>
<td>1</td>
<td>Refresh acknowledge</td>
</tr>
<tr>
<td>ddr_ad</td>
<td>Out</td>
<td>12</td>
<td>Address</td>
</tr>
<tr>
<td>ddr_dq</td>
<td>In/Out</td>
<td>64</td>
<td>Data</td>
</tr>
<tr>
<td>ddr_dqs</td>
<td>In/Out</td>
<td>2</td>
<td>Data strobe</td>
</tr>
<tr>
<td>ddr_rasb</td>
<td>Out</td>
<td>1</td>
<td>Command</td>
</tr>
<tr>
<td>ddr_casb</td>
<td>Out</td>
<td>1</td>
<td>Command</td>
</tr>
<tr>
<td>ddr_web</td>
<td>Out</td>
<td>1</td>
<td>Command</td>
</tr>
<tr>
<td>ddr_ba</td>
<td>Out</td>
<td>2</td>
<td>Bank address</td>
</tr>
<tr>
<td>ddr_clk</td>
<td>Out</td>
<td>1</td>
<td>Clock</td>
</tr>
<tr>
<td>ddr_clkb</td>
<td>Out</td>
<td>1</td>
<td>Clock (inverted)</td>
</tr>
<tr>
<td>ddr_csb</td>
<td>Out</td>
<td>1</td>
<td>Chip select</td>
</tr>
<tr>
<td>ddr_cke</td>
<td>Out</td>
<td>1</td>
<td>Clock enable</td>
</tr>
<tr>
<td>ddr_dm</td>
<td>Out</td>
<td>2</td>
<td>Data mask</td>
</tr>
</tbody>
</table>
Auto Refresh
Set u_cmd = 01000000
A refresh counter is not included in the reference design. The user should have a refresh counter which periodically issues a refresh command to the DDR SDRAM. The time between refresh should be $T_{REF}/(T_{CLK} \times \text{number of rows})$

Precharge all banks
Set u_cmd = 0010000
The ddr_cntrl will automatically set A10 to 1

Burst stop:
Set u_cmd = 1000000

Write with autoprecharge:
Set u_cmd = 00010000
Set u_addr = \{ba, row_addr, col_addr\}
Put first 128-bit data on u_data_i
Put subsequent data on u_data_i on every clock cycle until the end of burst

Read with autoprecharge:
Set u_cmd = 00001000
Set u_addr = \{ba, row_addr, col_addr\}
u_data_o should be available after
$(T_{RCD} + \text{CAS latency} + 6)$ clock cycles
u_data_valid is high when u_data_o contains valid read data.

Clock DLLs
The top portion of the diagram in Figure 5 shows two DLLs used to deskew the clocks for the FPGA and the DDR SDRAM.

The first DLL, DLL_EXT, provides the ddr_clk and ddr_clkb signals to the DDR SDRAM and also receives the clock feedback from the ddr_clk.

The DDR SDRAM operates on the differential clock (CLK and CLKB). It is important to match the delay of ddr_clk and ddr_clkb both inside the FPGA and on the board. In the reference design, ddr_clk and ddr_clkb are assigned to pins C30 and E28 of the V300BG432 where the routings from the DLL to these two pins are identical.

The second DLL, DLL_INT, provides both fpga_clk and fpga_clk2x internal to the FPGA, its feedback is from fpga_clk. Both fpga_clk and fpga_clk2x use the global clock networks (denoted by BUFG) to provide low skew clocks to the entire FPGA.

Because the DDR SDRAM clock goes through an OBUF, one DLL cannot be used to provide both FPGA and DDR SDRAM clocks.

Using two DLLs with the same clock input, but separate feedback signals, achieves zero-delay between input clock, FPGA clock, and DDR SDRAM clock.
The bottom section of the CLK_DLLs diagram in Figure 5 shows the generation of logic accessible clocks. In Virtex and Spartan-II devices, the clock networks are dedicated for high-fanout, low-skew clock signals. As a result, the output of BUFGs only drive clock inputs. In this design, the clock signal is used to select between the upper and lower bits of the data bus. This signal needs to connect to the non-clock inputs of the CLB. A "logic accessible clock" (LAC) can be generated by inverting the input clock signal and clocking it with clk2x. LACs can be duplicated by adding more flip-flops, each receiving the inverted LAC. Since the LAC does not use the global clock tree, the net delay can be large if it has many loads. To minimize loads on the logic accessible clocks, simply duplicate the LAC for each load as illustrated in Figure 6.

Figure 5: DLLs in the Reference Design

Figure 6: Duplicating Logic Accessible Clock (LAC)
**Address Mux**

The addr_latch module gets its control signals from the controller, and generates row, column, and bank addresses for the DDR SDRAM. The addr_latch also generates burst_max, cas_lat_max values for the burst counter (brst_cntr), and cas-latency counter (cslt_cntr). The controller generates address and control lines on the negative edge of clk to guarantee the hold time on the DDR SDRAM. See the "Board Layout Analysis" on page 11 section for more details of I/O timing.

**Data Path**

Figure 7 shows the basic data flow for read and write.

For a write cycle, the 128-bit u_data_i is multiplexed into a 64-bit data bus with clk2x, with lac_clk (logic accessible clock) selecting between the higher and lower bits. To minimize I/O delays, the data is registered once more in the IOB before going off-chip through SSTL2 IO buffers. The 3-stated signal for ddr_dq is generated from ddr_write_en, which is mapped into the IOB.

The ddr_dqs signal is generated by a toggle flip-flop which is clocked with the negative edge of clk2x. This ensures the ddr_dqs edges are at the center of ddr_dq. The 3-stated signal for ddr_dqs is also generated from the negative edge of clk2x.

For a read cycle, the 64-bit ddr_dq is clocked at the IOB input flip-flops with clk2x. It is then assembled into 128-bit data with the higher bits registered by the positive edge of the clock, and the lower bits registered with the negative edge of the clock.

All inputs and outputs to the DDR SDRAM are registered in the IOB. This guarantees minimum clock-to-out delay.
Controller State Machine

An overview of the State Machine is shown in Figure 8. The dashed lines indicate an automatic sequence.

The controller is initially in the IDLE state. The next state of the controller could be PRECHARGE, LOAD_MR, REFRESH, or ACT, depending on the required command. The dashed lines in the state machine diagram show an automatic sequence. For read and write, the controller first goes into the ACT state (active row).

During write, the controller goes from ACT to WRITE, then to the WRITE_DATA state. The controller stays in WRITE_DATA until a BURST_STOP command or until the number of data in the burst is written. In this design, the ras-to-cas delay is three clock cycles. If a different ras-to-cas delay is needed, the state machine needs to be changed. Also, the pipeline registers in the data_path module need to be adjusted accordingly.

During read, the controller first goes to the READ state, issuing a read command to the DDR SDRAM. Then the controller goes into READ_WAIT to wait for CAS latency. The CAS latency is programmable by the user by doing a LOAD_MR command. At the end of CAS latency, the controller goes into READ_DATA state where it issues control signals for the data_path module to accept data. At the end of a burst or at BURST STOP command, the controller goes back into IDLE state.

The controller generates rasb, casb, and web for the DDR SDRAM. It also generates all control signals for data_path, addr_latch, and various counters in the design.

All control signals are generated by the clock positive edge, except for ddr_dqs_toggle, and ddr_dqs_t. The ddr_dqs_toggle and the ddr_dqs_t are control signals that generate DQS for the DDR SDRAM. They are generated on the negative edge of clk2x since data strobes are clocked by the negative edge of clk2x.

Timing Diagrams

Write Cycle

Figure 9 shows the timing diagram for writing a burst of eight data words to the DDR SDRAM.

The first four signals are inputs to the DDR controller. At T₁, the write command, DDR SDRAM address, and the first 128-bit data are placed on u_cmd, u_addr, and u_data_1 respectively.
The fifth waveform shows the controller's state. The controller goes from IDLE into ACT state at T2.

The last four waveforms show the signal interfaces to the DDR SDRAM. At T3, the controller issues the ACT command and the row address to the DDR SDRAM. After T_{RCD} delay (three clock cycles), the controller issues the WRITEA command and column address. The signals ddr_dq and ddr_dqs, are then issued at a double data rate.

**Read Cycle**

Figure 6 shows the timing diagram for reading a burst of eight data words from the DDR SDRAM.

At T1, the read command and the SDRAM address are placed on u_cmd and u_addr.

At T2, the controller goes from IDLE to ACT state.

At T3, the controller issues an ACT command and row address to the DDR SDRAM.

After T_{RCD} delay (three clk cycles), the controller issues a READA command and column address.

After CAS latency (two clock cycles), the DDR SDRAM presents the data and data strobe at every clock edge until the burst is completed.

The controller receives the data and assembles it back into 128-bit words. The u_data_valid signal is asserted when read data is valid on u_data_o.

**Figure 9: Write Cycle Timing Diagram**
Having a data path operate at 200 MHz is the design challenge. The following design techniques for controller design are used for operation at the desired speed.

- CLKDLL is used to remove clock skew between the FPGA and the DDR SDRAM.
- BUFG (global clock buffer) is used to drive clock nets in the FPGA.
- Non-DELAY input buffers are used because they are approximately 500 ps faster than the default DELAY buffers.
- All signals interfaced to the DDR SDRAM are registered in the IOB. The 3-stated signals for the DDR SDRAM data are also registered in the IOB.
- To minimize routing delays all critical signals are duplicated to have fanouts of four or less.
- For faster performance, some counters are implemented by using SRL16 (brst_cntr).
- "Logic accessible clock" is used to route to non-clock CLB pins.

**Place and Route**

The reference design includes a run_par script to show how to implement the design and generate a bitstream. run_par also generates a back-annotated netlist for post-route simulation. A constraint file (top.ucf) is also included in the reference design. The constraint file contains the following:

- A clock period.
- The first lac_clk path.
- All signals interfacing to the DDR SDRAM need to be registered in the I/O. This can be accomplished by having the IOB=TRUE attribute in the constraint file (or using the –prb option when running map.)
- To get a minimum setup time, all inputs to the FPGA should have a NODELAY attribute.
- To get zero routing skew inside the FPGA, ddr_clk and ddr_clkb must be constrained to adjacent IOBs in the same tile.
- Some versions of the software require all SSLT2 I/Os to be manually placed.

After running place and route, check the trace report (top_par.twr) for any timing violations.

![Read Cycle Timing Diagram](image-url)
**BitGen**

By default, the DLL will remove all skew between CLkin and CLkFB signals, assuming CLkin is LVTTL. Since CLkin for DLL_INT is SSTL2, fpga_clk actually lags ddr_clk by approximately 600 ps.

![Diagram of CLkin and DLL_INT signals](x200_11_011000)

*Figure 11: DLL_INT waveforms*

To remove this skew, some delay is added to the DLL_INT feedback path by the following BitGen option: `bitgen -gIvl1_mux20:0 -gIvl1_mux22:1`

![Diagram of adjusted DLL_INT waveforms](x200_12_011000)

*Figure 12: DLL_INT waveforms adjusted by bitgen option*

**Results**

The DDR SDRAM controller design uses 335 CLB slices (11% of an XCV300), two DLLs, two global clock buffers and 89 IOBs. The design is verified with back-annotated simulation at 100 MHz.

**Board Layout Analysis**

To ensure all setup and hold times are met before planning board layout, the designer must calculate the I/O timing between the FPGA and the DDR SDRAM. Additionally, proper termination must be planned to ensure good signal integrity since all DDR signals are SSTL2. It is strongly recommended that a board design tool be used to simulate the signals. Xilinx
provides IBIS models for all Virtex Series and Spartan-II I/Os. SDRAM IBIS models are also available from memory vendors.

The following is a sample I/O analysis using a Virtex -6 speed grade device and a -8 SDRAM to achieve 100 MHz operation.

**Read Operation**

The FPGA uses a clock to receive data in the READ cycle. To calculate $T_{DQ}$ (PC board delay for DQ), the designer must ensure $T_{AC}$ (minimum and maximum) plus $T_{DQ}$ meets both the FPGAs setup and hold requirements. Adding clock skew between ddr_clk and fpga_clk ($T_{SKEW}$) produces the following equation:

$$T_{SKEW} + T_{PHDLL} - T_{AC}(min) < T_{DQ} < (1/2 x T_{CK}) - T_{SKEW} - T_{PHDLL} - T_{AC}(max) \quad (1)$$

**Example:**

Designing with a Virtex -6 speed grade device and a Micron -8 speed grade device, the parameters are outlined in Tables 2 and 3.

![Figure 13: Read Timing Diagram](image)

**Table 2: Parameters for -8 speed grade Micron device**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{AC}$</td>
<td>Data access time from CLK</td>
<td>−0.8</td>
<td>0.8</td>
<td>ns</td>
</tr>
<tr>
<td>$T_{DV}$</td>
<td>Output data valid</td>
<td>3.5</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$T_{CK}$</td>
<td>Clock cycle time</td>
<td>10</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

**Table 3: Parameters for -6 speed grade Virtex device**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{PSDLL}$</td>
<td>Input setup with DLL (SSTL2)</td>
<td>1.7</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$T_{PHDLL}$</td>
<td>Input hold with DLL (SSTL2)</td>
<td>−0.4</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

$T_{SKEW}$ is the clock skew between the ddr_clk and the fpga_clk. The DLL_INT in the FPGA removes all clock delays between ddr_clk at the feedback pin and the internal fpga_clk. DLL output jitter and any clock skew are already included in the FPGA input setup and hold times. Any DDR clock jitter and skew on the board is assumed to be a maximum of 200 ps. Calculating with Equation 1:
The result is that $T_{DQ}$ needs to be between 0.6 ns and 2.3 ns. By delaying the ddr_clk by 500 ps on the board, the $T_{DQ}$ can be from 0.1 ns to 1.8 ns.

**Write Operation**

**Data Setup and Hold Times**

The Data setup and hold is with respect to DQS (instead of clock). From the FPGA, the DQS signals are generated from the negative edge of clk2x and the DQ signals are generated on the positive edge of clk2x. DQ naturally has $1/4 \times T_{CK}$ setup and hold times around DQS edges. $T_{DS}$ and $T_{DH}$ are usually $0.075 \times T_{CK}$. For a maximum setup and hold margin, keep DQS trace lines the same as DQ trace lines.

**Address and Control Setup and Hold Times**

In the reference design, to guarantee DDR hold time the address and control signals are generated by the negative edge of the fpga_clk. For the setup time, the FPGA clock-to-pad (maximum) and address/control setup time should be less than $T_{CK}$. Adding the clock skew produces the following equation:

$$T_{ADDR(MAX)} < 1/2 \times T_{CK} - T_{IOCKP(MAX)} - T_{IS} - T_{SKEW}$$

(2)
Example:

**Table 4:** Parameters for -8 speed grade Micron (200 MHz) device

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>(T_{\text{CK}})</td>
<td>Clock cycle time</td>
<td>10 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>(T_{\text{DS}})</td>
<td>DQ to DQS setup</td>
<td>0.075 (T_{\text{CK}}) = 0.75 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>(T_{\text{DH}})</td>
<td>DQ to DQS hold</td>
<td>0.075 (T_{\text{CK}}) = 0.75 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>(T_{\text{IS}})</td>
<td>Address and Control setup</td>
<td>0.15 (T_{\text{CK}}) = 1.5 ns</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>(T_{\text{IH}})</td>
<td>Address and Control hold</td>
<td>0.15 (T_{\text{CK}}) = 1.5 ns</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

**Table 5:** Parameters for -6 speed grade Virtex device

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>(T_{\text{IOCKP}})</td>
<td>Clock to pad (SSTL2_I)</td>
<td>0.9 ns</td>
<td>2.4 ns</td>
<td>ns</td>
</tr>
<tr>
<td>(T_{\text{OJITCC}})</td>
<td>DLL output jitter</td>
<td>± 0.06</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

\[
T_{\text{ADDR(MAX)}} < \frac{1}{2} T_{\text{CK}} - T_{\text{IOCKP(MAX)}} - T_{\text{IS}} - T_{\text{SKEW}}
\]

\[
T_{\text{ADDR(MAX)}} < 5 - 2.4 - 1.5 - 0.2
\]

\[
T_{\text{ADDR(MAX)}} < 0.9 \text{ ns}
\]

If the DDR clock is delayed by 500 ps, then \(T_{\text{ADDR(MAX)}}\) can be up to 1.4 ns.

**Board Layout Summary**

- The DQ trace lines can be calculated with the following equation to ensure proper timing for the READ cycle:
  \[
  T_{\text{SKEW}} + T_{\text{PHDLL}} - T_{\text{AC(min)}} < T_{\text{DQ}} < \frac{1}{2} T_{\text{CK}} - T_{\text{SKEW}} - T_{\text{PHDLL}} - T_{\text{AC(max)}}
  \]  

- DQS is centered around DQ during a WRITE operation. DQS and DQ trace lines should be the same length to get maximum margin on setup and hold for the DDR SDRAM.
- Address and control lines are generated from the negative edge of the fpga_clk to guarantee the DDR hold time.
- The maximum trace length for address and control lines can be calculated from the following equation:
  \[
  T_{\text{ADDR(MAX)}} < \frac{1}{2} T_{\text{CK}} - T_{\text{IOCKP(MAX)}} - T_{\text{IS}} - T_{\text{SKEW}}
  \]  

- \(T_{\text{SKEW}}\) can be delayed to reduce the minimum delay on \(T_{\text{DQ}}\) and increase the maximum delay on \(T_{\text{ADDR}}\).
- \(T_{\text{SKEW}}\) and \(T_{\text{IOCKP}}\) trace lines should match each other to ensure the same delays. To match the feedback load on \(T_{\text{SKEW}}\), the \(T_{\text{IOCKP}}\) can be routed back to an adjacent, unused IOB.
- All signals to the DDR SDRAM are SSTL2. Refer to the Xilinx application notes: XAPP133 "Using the Virtex SelectI/O" or XAPP179 "Using SelectI/O Interfaces in Spartan-II FPGAs", and the DDR SDRAM datasheet for more guidelines on termination techniques and simultaneous switching guidelines.
- Xilinx strongly recommends using a board design tool to analyze the traces and check for signal integrity.

**Conclusion**

This reference design shows how to interface a Virtex Series or Spartan-II Family FPGA to a DDR SDRAM. The Xilinx DLLs and flexible SelectI/O features eliminate the need for special clock generators and I/O drivers on the board. The ability of Xilinx devices to adjust the skew...
between the DDR and the FPGA clock using a bitgen option provides the designer with the added flexibility to tune the interface after the board is built.

The reference design is developed for both Verilog and VHDL and can be easily modified for a different system design requirement. The reference design can be downloaded from the Xilinx web site at: ftp://ftp.xilinx.com/pub/applications/xapp/

64-bit version: xapp200.zip or xapp200.tar.gz
16-bit version: xapp200_16.zip or xapp200_16.tar.gz

References
1. Xilinx Inc., Virtex 2.5V Field Programmable Gate Arrays, Datasheet, 1999
2. Xilinx Inc., XAPP133, Using the Virtex SelectI/O, Application note, 1999
3. Micron Technology Inc., Double Data Rate (DDR) SDRAM, Datasheet, 1999
4. Xilinx Inc., Spartan-II 2.5V Field Programmable Gate Arrays, Datasheet, 2000
5. Xilinx Inc., XAPP179, Using the Virtex SelectI/O, Application note, 2000

Revision History
The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version #</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>9/28/99</td>
<td>1.0</td>
<td>Initial release.</td>
</tr>
<tr>
<td>10/01/99</td>
<td>1.1</td>
<td>Revised Table 1, u_data_o</td>
</tr>
<tr>
<td>10/12/99</td>
<td>1.2</td>
<td>Revised Figure 5</td>
</tr>
<tr>
<td>1/10/00</td>
<td>2.0</td>
<td>Reformatted and major changes to the FPGA implementation of the Reference design. Added Spartan-II family support.</td>
</tr>
<tr>
<td>1/24/00</td>
<td>2.1</td>
<td>Updated Figure 10 &amp; 13, corrected error on last sentence on page 9, and updated reference design locations.</td>
</tr>
<tr>
<td>2/18/00</td>
<td>2.2</td>
<td>Modified Figures 3, 5, &amp; 7, and minor edits to text throughout.</td>
</tr>
</tbody>
</table>