Summary

The Virtex FPGA Series provides dedicated blocks of on-chip, true dual-read/write port synchronous RAM, with 4096 memory cells. Each port of the Block SelectRAM+™ memory can be independently configured as a read/write port, a read or a write port, and each port can be configured to a specific data width. The Block SelectRAM+ memory offers new capabilities allowing the FPGA designer to simplify designs.

Introduction

The Virtex series of devices now includes the Block SelectRAM+™ feature, while maintaining the Distributed SelectRAM+ features available in the XC4000X families. The Distributed SelectRAM+ memory allows the creation of shallow RAM structures throughout the device, with the RAM co-located in each CLB. The Block SelectRAM+ memory offers the additional capability of fast, discrete, and large blocks of RAM in the device. Each Block SelectRAM+ cell, located in the columns of the device, spans a height of four CLBs.

The Block SelectRAM+ memory is a fully synchronous, true dual-read/write port RAM with 4096 memory cells. Each port contains independent control signals, allowing designers to create flexible RAM structures. The data width of each port is independently configurable, providing built-in bus width conversion.

Table 1 describes the depth and width aspect ratios for the Block SelectRAM+ memory.

Table 1: Block SelectRAM+ Port Aspect Ratios

<table>
<thead>
<tr>
<th>Width</th>
<th>Depth</th>
<th>ADDR Bus</th>
<th>Data Bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>4096</td>
<td>ADDR&lt;11:0&gt;</td>
<td>DATA&lt;0&gt;</td>
</tr>
<tr>
<td>2</td>
<td>2048</td>
<td>ADDR&lt;10:0&gt;</td>
<td>DATA&lt;1:0&gt;</td>
</tr>
<tr>
<td>4</td>
<td>1024</td>
<td>ADDR&lt;9:0&gt;</td>
<td>DATA&lt;3:0&gt;</td>
</tr>
<tr>
<td>8</td>
<td>512</td>
<td>ADDR&lt;8:0&gt;</td>
<td>DATA&lt;7:0&gt;</td>
</tr>
<tr>
<td>16</td>
<td>256</td>
<td>ADDR&lt;7:0&gt;</td>
<td>DATA&lt;15:0&gt;</td>
</tr>
</tbody>
</table>

Synchronous Memory Basics

Dual-port and single-port synchronous RAM as discrete components have several different modes of operation for read and write operations. The four major modes of operation are:

Read Through (one clock edge)

The read address is registered on the read port clock edge and data appears on the output after the RAM access time. Some memories may place the latch/register at the outputs depending on the desire to have a faster clock-to-out versus set-up time. This is generally considered to be an inferior solution since it changes the read operation to an asynchronous function with the possibility of missing an address/control line transition during the generation of the read pulse clock.
Read Pipelined (two clock edges)

The read address is registered on the read port clock edge and the data is registered and appears on the output after the second read clock edge.

Write Back (one clock edge)

The write address is registered on the write port clock edge and the data input is written to the memory and mirrored on the write port input.

Write Through (one clock edge)

The write address is registered on the write port clock edge and the data is mirrored on the write port input as well as the read port output if the write and read addresses match. Data is written to and read from the memory in the same cycle.

The Virtex Block SelectRAM+ memory has the “read through” and “write back” functions. Simply by adding a CLB register to the outputs, designs requiring a “read pipeline” function can be done. This has the effect of improving the perceived clock-to-out timing of the Block SelectRAM+ memory with little device area cost.

Block SelectRAM+ Characteristics

1. All inputs are registered with the port clock and have a set-up to clock timing specification.

2. All outputs have a read through or write back function depending on the state of the port WE pin. The outputs relative to the port clock are available after the clock-to-out timing specification.

3. The Block SelectRAMs are true SRAM memories and do not have a combinatorial path from the address to the output. The LUT SelectRAM+ cells in the CLBs are still available with this function.

4. The ports are completely independent from each other (ie; clocking, control, address, read/write function, and data width) without arbitration.

5. A write operation requires only one clock edge.

6. A read operation requires only one clock edge.

7. The output ports are latched with a self timed circuit to guarantee a glitch free read. The state of the output port will not change until the port executes another read or write operation.
Library Primitives

Figure 1 and Figure 2 show the two generic library Block SelectRAM+ primitives. Table 2 describes all of the available primitives for synthesis and simulation.

![Diagram of RAMB4_S#_S#](image1)

**Figure 1: Dual-Port Block SelectRAM+ Memory**

![Diagram of RAMB4_S#](image2)

**Figure 2: Single-Port Block SelectRAM+ Memory**

<table>
<thead>
<tr>
<th>Table 2: Available Library Primitives</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Primitive</strong></td>
</tr>
<tr>
<td>---------------</td>
</tr>
<tr>
<td>RAMB4_S1</td>
</tr>
<tr>
<td>RAMB4_S1_S1</td>
</tr>
<tr>
<td>RAMB4_S1_S2</td>
</tr>
<tr>
<td>RAMB4_S1_S4</td>
</tr>
<tr>
<td>RAMB4_S1_S8</td>
</tr>
<tr>
<td>RAMB4_S1_S16</td>
</tr>
<tr>
<td>RAMB4_S2</td>
</tr>
<tr>
<td>RAMB4_S2_S2</td>
</tr>
<tr>
<td>RAMB4_S2_S4</td>
</tr>
<tr>
<td>RAMB4_S2_S8</td>
</tr>
<tr>
<td>RAMB4_S2_S16</td>
</tr>
</tbody>
</table>
Using the Virtex Block SelectRAM+ Features

Port Signals

Each Block SelectRAM+ port operates independently of the other while accessing the same set of 4096 memory cells.

Clock—CLK[A|B]

Each port is fully synchronous with independent clock pins. All port input pins have setup time referenced to the port CLK pin. The data output bus has a clock-to-out time referenced to the CLK pin.

Enable—EN[A|B]

The enable pin affects the read, write and reset functionality of the port. Ports with an inactive enable pin keep the output pins in the previous state and do not write data to the memory cells.

Write Enable—WE[A|B]

Activating the write enable pin allows the port to write to the memory cells. When active, the contents of the data input bus are written to the RAM at the address pointed to by the address bus, and the new data also reflects on the data out bus. When inactive, a read operation occurs and the contents of the memory cells referenced by the address bus reflect on the data out bus.

Reset—RST[A|B]

The reset pin forces the data output bus latches to zero synchronously. This does not affect the memory cells of the RAM and does not disturb a write operation on the other port.

Address Bus—ADDR[A|B]<#:0>

The address bus selects the memory cells for read or write. The width of the port determines the required width of this bus as shown in Table 1.

Data In Bus—DI[A|B]<#:0>

The data in bus provides the new data value to be written into the RAM. This bus and the port have the same width, as shown in Table 1.

<table>
<thead>
<tr>
<th>Primitive</th>
<th>Port A Width</th>
<th>Port B Width</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAMB4_S4</td>
<td>4</td>
<td>N/A</td>
</tr>
<tr>
<td>RAMB4_S4_S4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>RAMB4_S4_S8</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>RAMB4_S4_S16</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>RAMB4_S8</td>
<td>8</td>
<td>N/A</td>
</tr>
<tr>
<td>RAMB4_S8_S8</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>RAMB4_S8_S16</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>RAMB4_S16</td>
<td>16</td>
<td>N/A</td>
</tr>
<tr>
<td>RAMB4_S16_S16</td>
<td>16</td>
<td>16</td>
</tr>
</tbody>
</table>

Table 2: Available Library Primitives
Data Output Bus—DO[A|B]<#:0>

The data out bus reflects the contents of the memory cells referenced by the address bus at the last active clock edge. During a write operation, the data out bus reflects the data in bus. The width of this bus equals the width of the port. The allowed widths appear in Table 1.

Inverting Control Pins

The four control pins (CLK, EN, WE and RST) for each port have independent inversion control as a configuration option.

Address Mapping

Each port accesses the same set of 4096 memory cells using an addressing scheme dependent on the width of the port. The physical RAM location addressed for a particular width are described in the following formula (of interest only when the two ports use different aspect ratios).

\[
\text{Start} = ((\text{ADDR}_{\text{port}} + 1) \times \text{Width}_{\text{port}}) - 1 \\
\text{End} = \text{ADDR}_{\text{port}} \times \text{Width}_{\text{port}}
\]

Table 3 shows low order address mapping for each port width.

<table>
<thead>
<tr>
<th>Port Width</th>
<th>Port Addresses</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>4095... 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00</td>
</tr>
<tr>
<td>2</td>
<td>2047... 07 06 05 04 03 02 01 00</td>
</tr>
<tr>
<td>4</td>
<td>1023... 03 02 01 00</td>
</tr>
<tr>
<td>8</td>
<td>511... 01 00</td>
</tr>
<tr>
<td>16</td>
<td>255... 00</td>
</tr>
</tbody>
</table>

Creating Larger RAM Structures

The Block SelectRAM+ columns have specialized routing to allow cascading blocks together with minimal routing delays. This achieves wider or deeper RAM structures with a smaller timing penalty than when using normal routing channels.

Location Constraints

Block SelectRAM+ instances can have LOC properties attached to them to constrain the placement. The Block SelectRAM+ placement locations are separate from the CLB location naming convention, allowing the LOC properties to transfer easily from array to array.

The LOC properties use the following form:

\[
\text{LOC} = \text{RAMB4}_R\#C#
\]

RAMB4_R0C0 is the upper left RAMB4 location on the device.

Conflict Resolution

The Block SelectRAM+ memory is a true dual-read/write port RAM that allows simultaneous access of the same memory cell from both ports. When one port writes to a given memory cell, the other port must not address that memory cell (for a write or a read) within the clock-to-clock setup window. Specifics of port and memory cell write conflict resolution follow:

- If both ports write to the same memory cell simultaneously, violating the clock-to-clock setup requirement, consider the data stored as invalid.
- If one port attempts a read of the same memory cell the other simultaneously writes, violating the clock-to-clock setup requirement, the following occurs:
- The write succeeds
- The data out on the writing port accurately reflects the data written.
- The data out on the reading port is invalid.
- Conflicts do not cause any physical damage.

### Read and Write Operations

**Figure 3**: Timing Diagram for Single Port Block SelectRAM+ Memory

#### Single Port Timing

*Figure 3* shows a timing diagram for a single port of a Block SelectRAM+ memory. The Block SelectRAM+ AC switching characteristics are specified in the datasheet. The Block SelectRAM+ memory is initially disabled.

At the first rising edge of the CLK pin, the ADDR, DI, EN, WE, and RST pins are sampled. The EN pin is High and the WE pin is Low indicating a read operation. The DO bus contains the contents of the memory location, 0x00, as indicated by the ADDR bus.

At the second rising edge of the CLK pin, the ADDR, DI, EN, WR, and RST pins are sampled again. The EN and WE pins are High indicating a write operation. The DO bus mirrors the DI bus. The DI bus is written to the memory location 0x0F.

At the third rising edge of the CLK pin, the ADDR, DI, EN, WR, and RST pins are sampled again. The EN pin is High and the WE pin is Low indicating a read operation. The DO bus contains the contents of the memory location 0x7E as indicated by the ADDR bus.

At the fourth rising edge of the CLK pin, the ADDR, DI, EN, WR, and RST pins are sampled again. The EN pin is Low indicating that the Block SelectRAM+ memory is now disabled. The DO bus retains the last value.
Dual Port Timing

Figure 4 shows a timing diagram for a true dual-port read/write Block SelectRAM+ memory. The clock on port A has a longer period than the clock on Port B. The timing parameter $T_{BCCS}$ (clock-to-clock set-up) is shown on this diagram. The parameter, $T_{BCCS}$, is violated once in the diagram. All other timing parameters are identical to the single port version shown in Figure 3.

$T_{BCCS}$ is only of importance when the address of both ports are the same and at least one port is performing a write operation. When the clock-to-clock set-up parameter is violated for a WRITE-WRITE condition, the contents of the memory at that location will be invalid. When the clock-to-clock set-up parameter is violated for a WRITE-READ condition, the contents of the memory will be correct, but the read port will have invalid data. At the first rising edge of the CLKA, memory location 0x00 is to be written with the value 0xAAAA and is mirrored on the DOA bus. The last operation of Port B was a read to the same memory location 0x00. The DOB bus of Port B does not change with the new value on Port A, and retains the last read value. A short time later, Port B executes another read to memory location 0x00, and the DOB bus now reflects the new memory value written by Port A.

At the second rising edge of CLKA, memory location 0x7E is written with the value 0x9999 and is mirrored on the DOA bus. Port B then executes a read operation to the same memory location without violating the $T_{BCCS}$ parameter and the DOB reflects the new memory values written by Port A.

At the third rising edge of CLKA, the $T_{BCCS}$ parameter is violated with two writes to memory location 0x0F. The DOA and DOB busses reflect the contents of the DIA and DIB busses, but the stored value at 0x7E is invalid.

![Figure 4: Timing Diagram for a True Dual-port Read/Write Block SelectRAM+ Memory](image-url)
At the fourth rising edge of CLKA, a read operation is performed at memory location 0x0F and invalid data is present on the DOA bus. Port B also executes a read operation to memory location 0x0F and also reads invalid data.

At the fifth rising edge of CLKA a read operation is performed that does not violate the $t_{BCCS}$ parameter to the previous write of 0x7E by Port B. The DOA bus reflects the recently written value by Port B.

### Initialization

The Block SelectRAM+ memory can initialize during the device configuration sequence. The 16 initialization properties of 64 hex values each (a total of 4096 bits) set the initialization of each RAM. These properties appear in Table 4. Any initialization properties not explicitly set configure as zeros. Partial initialization strings pad with zeros. Initialization strings greater than 64 hex values generate an error.

The RAMs can be simulated with the initialization values using generics in VHDL simulators and parameters in Verilog simulators.

### Initialization in VHDL and Synopsys

The Block SelectRAM+ structures may be initialized in VHDL for both simulation and synthesis for inclusion in the EDIF output file. The simulation of the VHDL code uses a generic to pass the initialization. Synopsys FPGA compiler does not presently support generics. The initialization values instead attach as attributes to the RAM by a built-in Synopsys dc_script. The translate_off statement stops synthesis translation of the generic statements. The following code illustrates a module that employs these techniques.

#### Table 4: RAM Initialization Properties

<table>
<thead>
<tr>
<th>Property</th>
<th>Memory Cells</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT_00</td>
<td>255 to 0</td>
</tr>
<tr>
<td>INIT_01</td>
<td>511 to 256</td>
</tr>
<tr>
<td>INIT_02</td>
<td>767 to 512</td>
</tr>
<tr>
<td>INIT_03</td>
<td>1023 to 768</td>
</tr>
<tr>
<td>INIT_04</td>
<td>1279 to 1024</td>
</tr>
<tr>
<td>INIT_05</td>
<td>1535 to 1280</td>
</tr>
<tr>
<td>INIT_06</td>
<td>1791 to 2047</td>
</tr>
<tr>
<td>INIT_07</td>
<td>2047 to 1792</td>
</tr>
<tr>
<td>INIT_08</td>
<td>2303 to 2048</td>
</tr>
<tr>
<td>INIT_09</td>
<td>2559 to 2304</td>
</tr>
<tr>
<td>INIT_0a</td>
<td>2815 to 2560</td>
</tr>
<tr>
<td>INIT_0b</td>
<td>3071 to 2816</td>
</tr>
<tr>
<td>INIT_0c</td>
<td>3327 to 3072</td>
</tr>
<tr>
<td>INIT_0d</td>
<td>3583 to 3328</td>
</tr>
<tr>
<td>INIT_0e</td>
<td>3839 to 3584</td>
</tr>
<tr>
<td>INIT_0f</td>
<td>4095 to 3840</td>
</tr>
</tbody>
</table>
Initialization in Verilog and Synopsys

The Block SelectRAM+ structures may be initialized in Verilog for both simulation and synthesis for inclusion in the EDIF output file. The simulation of the Verilog code uses a defparam to pass the initialization. The Synopsys FPGA compiler does not presently support defparam. The initialization values instead attach as attributes to the RAM by a built-in Synopsys dc_script. The translate_off statement stops synthesis translation of the defparam statements. The following code illustrates a module that employs these techniques.

Design Examples

Creating a 32-bit Single Port RAM

The true dual-read/write port functionality of the Block SelectRAM+ memory allows a single port, 128 deep by 32-bit wide RAM to be created using a single Block SelectRAM+ cell as shown in Figure 5.

Interleaving the memory space, setting the LSB of the address bus of Port A to 1 (VCC), and the LSB of the address bus of Port B to 0 (GND), allows a 32-bit wide single port RAM to be created.

Creating Two Single Port RAMs

The true dual-read/write port functionality of the Block SelectRAM+ memory allows a single RAM to be split into two single port memories of 2K bits each as shown in Figure 5.

In this example, a 512K x 4 RAM (Port A) and a 128 x 16 RAM (Port B) are created out of a single Block SelectRAM+. The address space for the RAM is split by fixing the MSB of Port A to 1 (VCC) for the upper 2K bits and the MSB of Port B to 0 (GND) for the lower 2K bits.
Block Memory Generation

VHDL Initialization Example

The CoreGen program generates memory structures using the Block SelectRAM+ features. This program outputs VHDL or Verilog simulation code templates and an EDIF file for inclusion in a design.

library IEEE;
use IEEE.std_logic_1164.all;

entity MYMEM is
port (CLK, WE:in std_logic;
ADDR: in std_logic_vector(8 downto 0);
DIN: in std_logic_vector(7 downto 0);
DOUT: out std_logic_vector(7 downto 0));
end MYMEM;

architecture BEHAVE of MYMEM is
signal logic0, logic1: std_logic;

component RAMB4_S8
--synopsys translate_off
generic( INIT_00,INIT_01, INIT_02, INIT_03, INIT_04, INIT_05, INIT_06, INIT_07,
INIT_08, INIT_09, INIT_0a, INIT_0b, INIT_0c, INIT_0d, INIT_0e, INIT_0f :
BIT_VECTOR(255 downto 0))
:= X"0000000000000000000000000000000000000000000000000000000000000000";
--synopsys translate_on
```vhdl
--synopsys dc_script_begin
--set_attribute ram0 INIT_00
"0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF" -type string
--set_attribute ram0 INIT_01
"FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210" -type string
--synopsys dc_script_end

begin
logic0 <= '0';
logic1 <= '1';

ram0: RAMB4_S8
--synopsys translate_off
generic map (INIT_00 =>
X"0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF",
INIT_01 =>
X"FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210"
)--synopsys translate_on
port map (WE=>'WE, EN=>'logic1, RST=>'logic0, CLK=>'CLK, ADDR=>'ADDR, DI=>'DIN, DO=>'DOUT);

end BEHAVE;
```

```
module MYMEM (CLK, WE, ADDR, DIN, DOUT);
input CLK, WE;
input [8:0] ADDR;
input [7:0] DIN;
output [7:0] DOUT;
wire logic0, logic1;
```
//synopsys dc_script_begin
//set_attribute ram0 INIT_00
"0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF" -type string
//set_attribute ram0 INIT_01
"FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210" -type string
//synopsys dc_script_end

assign logic0 = 1'b0;
assign logic1 = 1'b1;

RAMB4_S8 ram0 (.WE(WE), .EN(logic1), .RST(logic0), .CLK(CLK), .ADDR(ADDR),
.DI(DIN), .DO(DOUT));
//synopsys translate_off
defparam ram0.INIT_00 = 256'h'0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF;
defparam ram0.INIT_01 = 256'h'FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210;
//synopsys translate_on
endmodule

---

Revision History

<table>
<thead>
<tr>
<th>Date</th>
<th>Version #</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>10/16/98</td>
<td>1.0</td>
<td>Initial release</td>
</tr>
<tr>
<td>09/24/99</td>
<td>1.1</td>
<td>Information added and updated in the complete document.</td>
</tr>
<tr>
<td>12/29/99</td>
<td>1.2</td>
<td>Reformatted document.</td>
</tr>
</tbody>
</table>

© 1999 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at [http://www.xilinx.com/legal.htm](http://www.xilinx.com/legal.htm). All other trademarks and registered trademarks are the property of their respective owners.