Summary/Introduction

With the release of M2.1i, the Floorplanner will support the Virtex family of FPGAs. This application note will show you how the major Virtex-specific architectural features such as BlockRAMs, global clock buffers, DLLs, and carry logic are represented within the Floorplanner GUI and how you can manipulate a design containing these elements.

The general operation of the 2.1i Floorplanner is identical to that of the Floorplanner in the previous, 1.5i release.

Part 1: BlockRAM Representation

In Figure 1 notice how two BlockRAM elements have been selected. BlockRAMs reside on the left and right sides of the device, occupying area between the IOBs and the main device array.

Also notice that by selecting a particular BlockRAM (in this picture, the upper two BlockRAMs on the left side two are selected simultaneously), that the fanout connectivity of each RAM is displayed using ratsnest arrows. Though this is a simple design that does not tax the Virtex device’s ability to handle areas with a high density of routing connections, it is worth noting that BlockRAM placement can be an area where routing congestion issues may first arise. The Floorplanner can be a useful analysis tool to identify, diagnose, and remedy such problems if they exist. A picture is sometimes worth a thousand CPU minutes!

Part 2: CLK and DLL Representation

There are four global buffers in Virtex which are often used for driving clock signals; two each at the center top and bottom edges of each device. There are also four DLL components, paired with each global buffer. Here we show the two global buffer/DLL pairs that reside on the top edge of all Virtex devices (see Figure 2). A similar pair reside on the bottom edge.

Figure 1: BlockRAM Elements
2.1i Floorplanner Support for Virtex FPGAs

Unlike most other signal types, when a global buffer is selected signals driven by the global buffer are not shown (by default) in the ratsnest connectivity display. (It is most often the case that global buffers drive clock signals; for most floorplanning purposes having ratsnest displayed for what are typically very high fanout nets would produce excessive screen clutter.) Sometimes it is desirable to enable the display of signals driven by the global buffers. To accomplish this use the following procedure to enable ratsnest display for signals driven by global buffers:

- In the Placement Window (not the Floorplan Window; (use Window -> Tile Compare)) select one of the BUFG sites.
  
  **Note:** As explained above even though each of the global buffers typically drives many clock pins, there is no indication how the clock signal fans out from the buffer to its destination loads.

- Use Edit -> Find with the type set to Logic Symbols to search for the instance name of the global buffer. The design hierarchy window will automatically scroll to, and select, the buffer instance. From the line displayed, note the buffer’s output signal name.

- Again using the search capability, this time with the type set to Nets, search for the clock signal name you found in the previous step. This will cause the Design Nets listing to automatically scroll to, and select, the specified net name. As this is an output of a global buffer, note that the list entry is “grayed out”. Being grayed out means that the ratsnest is disabled for this signal.

- Finally, with the signal selected in the Design Nets window, use View -> Options and select the Ratsnest tab. In the Selected Nets portion of the dialog box, click on the enable button. Notice how the clock signal ratsnest (Figure 3) is now displayed in the placement window.

Though in Virtex the performance of global clock signals driven by BUFGs is not sensitive to which buffer site is chosen, sometimes there may be board-level layout requirements that could require analysis of global clock routing within the FPGA device. This is particularly true in Virtex where the DLLs are often used to mirror a clock signal that is to go off-chip.
Part 3: Representation of Carry Logic Elements

To reduce the amount of clutter in the floorplan display, the carry logic in Virtex is represented by a simple block that encompasses the functions of the XORCY, MUXCY and MULT_AND elements. In our design the multiplier RPMs have structures that are built from elements in this configuration as seen in Figure 4.

In the, Floorplanner these discrete elements of carry logic would be represented in a single abstract block as shown in Figure 5.
In the above example, we used the Edit -> Find function with the search type set to Carry Logic to search for `mult1/PROD_ZERO/MUX_CY9`, which is the logical instance name of the carry logic block selected in the above screen shot. The design hierarchy window should
automatically scroll to the logic element that has the name mult1/PROD_ZERO/MUX_CY9, as shown in Figure 6.

For each pin listed for mult1/PROD_ZERO/MUX_CY9 in the hierarchy display, you can use the Table 1 to determine how the individual carry logic symbols have been mapped onto the abstract representation of the Floorplanner carry “block”. The Floorplanner carry block has six possible external pins, whose functions are shown in Table 1.

### Table 1: Floorplanner Carry Block Pin Assignment

<table>
<thead>
<tr>
<th>Pin</th>
<th>Assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>LI</td>
<td>Directly connected to the XORCY &quot;0&quot; input, optionally connected to the MUXCY &quot;S0&quot; input.</td>
</tr>
<tr>
<td>I1</td>
<td>Directly connected to the MULT_AND &quot;1&quot; input.</td>
</tr>
<tr>
<td>I0</td>
<td>Directly connected to the MULT_AND &quot;0&quot; input, optionally connected to the MUXCY &quot;0&quot; input.</td>
</tr>
<tr>
<td>CIN</td>
<td>Directly connected to the MUXCY &quot;1&quot; input and the XORCY &quot;1&quot; input.</td>
</tr>
<tr>
<td>COUT</td>
<td>Directly connected to the MUXCY output.</td>
</tr>
<tr>
<td>SUM</td>
<td>Directly connected to the XORCY output.</td>
</tr>
</tbody>
</table>

![Figure 6: Carry Logic Block Select](image)
Revision History

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>10.13.99</td>
<td>1.0</td>
<td>Initial Xilinx release.</td>
</tr>
</tbody>
</table>

© 1999 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners.