



# Synopsys Design Compiler Implementation Flow

## Module Generators



3rd Party Schematic Simulator


May require user defined symbol if not part of a Xilinx provided interface.

State Diagram Editor

Schematic Design Editor

HDL Editor

Synthesis & DesignWare Libraries





# Synopsys Design Compiler Information

## Device Architecture Support

### FPGA Product Family

Spartan  
Virtex  
XC4000X

### CPLD Product Family

XC9500

## Recommended Settings

Please refer to your A2.1i software installation and the example:

`.synopsys_dc.setup`

`.synopsys_vss.setup`

and the runscript files in

`$XILINX/synopsys/examples`

## Xilinx Contacts and Technical Support

World Wide Web:

<http://www.xilinx.com>

North America

1-800-255-7778

hotline@xilinx.com

United Kingdom

44 1932-820821

ukhelp@xilinx.com

France

33 1-3463-0100

frhelp@xilinx.com

Japan

81 3-3297-9163

jhotline@xilinx.com

## Synopsys Contacts and Technical Support

World Wide Web:

<http://www.synopsys.com>

United States

1-800-245-8005

support\_center@synopsys.com

## Guide Overview

### 1 Setup Design Compiler .synopsys\_dc.setup file

Use the template `.synopsys_dc.setup` examples in the `$XILINX/synopsys/examples`. Add the correct information for your target die and speed grade. Modify the paths for your setup.

### 2 Create a compile script to read your input files

Use the example compile scripts in the `$XILINX/synopsys/examples` as a guide. Create a compile script to read all the HDL files for the design.

### 3 Synthesize the design by running the compile script with `dc_shell` or `design_analyzer`

Compile the design by running:

`dc_shell -f runscript | tee run.log`

or

`design_analyzer &`

Either step will produce a `.sedif` file

### 4 Place and Route the .sedif file using the A2.1i software

Place and route the synthesized design via the UNIX A2.1i commands

or the

Design Manager GUI.