

## techXclusives

### Moving Data Across Asynchronous Clock Boundaries


By Peter Alfke  
Director, Applications Engineering



Synchronous single-clock systems are robust and easy to design, simulate, and debug. But in some situations, multiple unrelated clocks must access common data. Such asynchronous interfaces will operate reliably and predictably if the designer invests the necessary care.

Two or more unrelated (i.e., asynchronous) clocks have a constantly changing phase relationship, and the designer must anticipate the worst possible condition, because it will inevitably occur sooner or later.

**WARNING:** Never cross a clock-domain boundary with more than one control interface. If you do, there will inevitably come the moment where the two controllers disagree; most systems cannot cope with that condition.



Here is a safe circuit that controls parallel data transfer from a transmitter on the left to the receiver on the right. The transmitter indicates available data by clocking (and thus setting) flip-flop A. This raises the Flag line that is monitored by both sides. As long as the Flag is High, the transmitter must maintain the data on the bus for the receiver to read. Having read the data, the receiver acknowledges this by clocking (and thus setting) flip-flop B. This, in turn, clears flip-flop A, pulls the Flag Low, and also clears flip-flop B. This inherently benign and safe race condition can (redundantly) be made even safer by adding delay to the inverter that resets flip-flop B.

