

Verilog HDL

A guide to Digital Design
and Synthesis

Samir Palnitkar

SunSoft Press
1996

PART 1 BASIC VERILOG TOPICS	1
1 Overview of Digital Design with Verilog HDL	3
2 Hierarchical Modeling Concepts	11
3 Basic Concepts	27
4 Modules and Ports	47
5 Gate-Level Modeling	61
6 Dataflow Modeling	85
7 Behavioral Modeling	115
8 Tasks and Functions	157
9 Useful Modeling Techniques	169
PART 2 Advance Verilog Topics	191
10 Timing and Delays	193
11 Switch-Level Modeling	213
12 User-Defined Primitives	229
13 Programming Language Interface	249
14 Logic Synthesis with Verilog HDL	275
PART3 APPENDICES	319
A Strength Modeling and Advanced Net Definitions	321
B List of PLI Routines	327
C List of Keywords, System Tasks, and Compiler Directives	343
D Formal Syntax Definition	345
E Verilog Tidbits	363
F Verilog Examples	367

Part 3 Appendices

A

Strength Modeling and Advanced Net Definitions

Strength levels, signal contention, advanced net definitions.

B

List of PLI Routines

A list of all access (acc) and utility (tf) PLI routines.

C

List of Keywords, System Tasks, and Compiler Directives

A list of keywords, system tasks, and compiler directives in Verilog HDL.

D

Formal Syntax Definition

Formal syntax definition of the Verilog Hardware Description Language.

E

Verilog Tidbits

Origins of Verilog HDL, interpreted, compiled and native simulators, event-driven and oblivious simulation, cycle simulation, fault simulation, Verilog newsgroup, Verilog simulators, Verilog-related WWW sites.

F

Verilog Examples

Synthesizable model of a FIFO, behavioral model of a 256K X 16 DRAM.

Strength Modeling and Advanced Net Definitions

A.1 Strength Levels

Verilog allows signals to have logic values and strength values. Logic values are **0**, **1**, **x**, and **z**. Logic strength values are used to resolve combinations of multiple signals and to represent behavior of actual hardware elements as accurately as possible. Several logic strengths are available. Table A-1 shows the strength levels for signals. Driving strengths are used for signal values that are driven on a net. Storage strengths are used to model charge storage in **triereg** type nets, which are discussed later in the appendix.

Table A-1 Strength Levels


Strength Level	Abbreviation	Degree	Strength Type
supply1	Su1	strongest 1 ↑	driving
strong1	St1		driving
pull1	Pu1		driving
large1	La1		storage
weak1	We1		driving
medium1	Me1		storage
small1	Sm1	storage	
highz1	HiZ1	weakest 1	high impedance
highz	HiZ0	weakest 0	high impedance
small0	Sm0	↓	storage
medium0	Me0		storage
weak0	We0		driving
large0	La0		storage
pull0	Pu0		driving
strong0	St0		driving
supply0	Su0	strongest 0	driving

A.2 Signal Contention

Logic strength values can be used to resolve signal contention on nets that have multiple drivers. There are many rules applicable to resolution of contention. However, two cases of interest that are most commonly used are described below.

A.2.1 Multiple Signals with Same Value and Different Strength


If two signals with same known value and different strength drive the same net, the signal with the higher strength wins.



In the example shown, **supply** strength is greater than **pull**. Hence, *Su1* wins.

A.2.2 Multiple Signals with Opposite Value and Same Strength

When two signals with opposite value and same strength combine, the resulting value is **x**.



A.3 Advanced Net Types

We discussed resolution of signal contention by using strength levels. There are other methods to resolve contention without using strength levels. Verilog provides advanced net declarations to model logic contention.

A.3.1 tri

The keywords **wire** and **tri** have identical syntax and function. However, separate names are provided to indicate the purpose of the net. Keyword **wire** denotes nets with single drivers, and **tri** is denotes nets that have multiple drivers. A multiplexer, as defined below, uses the **tri** declaration.

```
module mux(out, a, b, control);
output out;
input a, b, control;
tri out;
wire a, b, control;

bufif0 b1(out, a, control); //drives a when control = 0; z otherwise
bufif1 b2(out, b, control); //drives b when control = 1; z otherwise

endmodule
```

The net is driven by *b1* and *b2* in a complementary manner. When *b1* drives *a*, *b2* is tristated; when *b2* drives *b*, *b1* is tristated. Thus, there is no logic contention. If there is contention on a **tri** net, it is resolved by using strength levels. If there are two signals of opposite values and same strength, the resulting value of the **tri** net is **x**.

A.3.2 trireg

Keyword **trireg** is used to model nets having capacitance that stores values. The default strength for **trireg** nets is **medium**. Nets of type **trireg** are in one of the two states:

- *Driven state*—At least one driver drives a **0**, **1**, or **x** value on the net. The value is continuously stored in the **trireg** net. It takes the strength of the driver.
- *Capacitive state*. All drivers on the net have high impedance (**z**) value. The net holds the last driven value. The strength is **small**, **medium**, or **large** (default is **medium**).

```
trireg (large) out;
wire a, control;

bufif1 (out, a, control); // net out gets value of a when control = 1;
                        //when control = 0, out retains last value of a
                        //instead of going to z. strength is large.
```

A.3.3 tri0 and tri1

Keywords **tri0** and **tri1** are used to model resistive **pull**down and **pull**up devices. A **tri0** net has a value **0** if nothing is driving the net. Similarly, **tri1** net has a value **1** if nothing is driving the net. The default strength is **pull**.

```
tri0 out;
wire a, control;

bufif1 (out, a, control); //net out gets the value of a when control=1;
                        //when control=0, out gets the value 0 instead
                        //of z. If out were declared as tri1, the
                        //default value of out would be 1 instead of 0.
```

A.3.4 supply0 and supply1

Keyword **supply1** is used to model a power supply. Keyword **supply0** is used to model ground. Nets declared as **supply1** or **supply0** have constant logic value and a strength level **supply** (strongest strength level).

```
supply1 vcc; //all nets connected to vcc are connected to power supply
supply0 gnd; //all nets connected to gnd are connected to ground
```

A.3.5 wor, wand, trior, and triand

When there is logic contention, if we simply use a **tri** net, we will get an **x**. This could be indicative of a design problem. However, sometimes the designer needs to resolve the final logic value when there are multiple drivers on the net, without using strength levels. Keywords **wor**, **wand**, **trior**, and **triand** are used to resolve such conflicts. Nets **wand** perform the *and* operation on multiple driver logic values. If any value is **0**, the value of the net **wand** is **0**. Net **wor** performs the *or* operation on multiple driver values. If any value is **1**, the net **wor** is **1**. Nets **triand** and **trior** have the same syntax and function as the nets **wor** and **wand**. The example below explains the function.

```
wand out1;
wor out2;

buf (out1, 1'b0);
```



```
buf (out1, 1'b1); //out1 is a wand net; gets the final value 1'b0  
  
buf (out2, 1'b0);  
buf (out2, 1'b1); //out2 is a wor net; gets the final value 1'b1
```


List of PLI Routines



A list of PLI `acc_` and `tf_` routines is provided. VPI routines are not listed. Names, argument list, and a brief description of the routine are shown for each PLI routine. For details regarding the use of each PLI routine, refer to the *IEEE Language Reference Manual*.

B.1 Conventions

Conventions to be used for arguments are shown below.

Convention	Meaning
<code>char *format</code>	Pass formatted string
<code>char *</code>	Pass name of object as a string
<u>underlined arguments</u>	Arguments are optional
<code>*</code>	Pointer to the data type
.....	More arguments of the same type

B.2 Access Routines

Access routines are classified into five categories: handle, next, value change link, fetch, and modify routines.

B.2.1 Handle Routines

Handle routines return handles to objects in the design. The name of handle routines always starts with the prefix `acc_handle_`.

Table B-1 Handle Routines

Return Type	Name	Argument List	Description
handle	acc_handle_by_name	(char *name, handle scope)	Object from name relative to scope.
handle	acc_handle_condition	(handle object)	Conditional expression for module path or timing check handle.
handle	acc_handle_conn	(handle terminal);	Get net connected to a primitive, module path, or timing check terminal.
handle	acc_handle_datapath	(handle modpath);	Get a handle to data path for an edge-sensitive module path.
handle	acc_handle_hiconn	(handle port);	Get hierarchically higher net connection to a module port.
handle	acc_handle_interactive_scope	();	Get the handle to the current simulation interactive scope.
handle	acc_handle_loconn	(handle port);	Get hierarchically lower net connection to a module port.
handle	acc_handle_modpath	(handle module, char *src, char *dest); or (handle module, handle src, handle dest);	Get handle to module path whose source and destination are specified. Module path can be specified by names or handles.
handle	acc_handle_notifier	(handle tchk);	Get notifier register associated with a particular timing check.
handle	acc_handle_object	(char *name);	Get handle for any object, given its full or relative hierarchical path name.
handle	acc_handle_parent	(handle object);	Get handle for own primitive or containing module or an object.
handle	acc_handle_path	(handle outport, handle inport);	Get handle to path from output port of a module to input port of another module.
handle	acc_handle_pathin	(handle modpath);	Get handle for first net connected to the input of a module path.
handle	acc_handle_pathout	(handle modpath);	Get handle for first net connected to the output of a module path.

Table B-1 Handle Routines (Continued)

Return Type	Name	Argument List	Description
handle	acc_handle_port	(handle module, int port#);	Get handle for module port. Port# is the position from the left in the module definition (starting with 0).
handle	acc_handle_scope	(handle object);	Get the handle to the scope containing an object.
handle	acc_handle_simulated_net	(handle collapsed_net_handle);	Get the handle to the net associated with a collapsed net.
handle	acc_handle_tchk	(handle module, int tchk_type, char *netname1, int edge1,);	Get handle for a specified timing check of a module or cell.
handle	acc_handle_tchkarg1	(handle tchk);	Get net connected to the first argument of a timing check.
handle	acc_handle_tchkarg2	(handle tchk);	Get net connected to the second argument of a timing check.
handle	acc_handle_terminal	(handle primitive, int terminal#);	Get handle for a primitive terminal. Terminal# is the position in the argument list.
handle	acc_handle_tfarg	(int arg#);	Get handle to argument arg# of calling system task or function that invokes the PLI routine.
handle	acc_handle_tfirst	();	Get the handle to the current user defined system task or function.

B.2.2 Next Routines

Next routines return the handle to the next object in the linked list of a given object type in a design. Next routines always start with the prefix **acc_next_** and accept reference objects as arguments. Reference objects are shown with a prefix *current_*.

Table B-2 Next Routines

Return Type	Name	Argument List	Description
handle	acc_next	(int obj_type_array[], handle module, handle current_object);	Get next object of a certain type within a scope. Object types such as accNet or accRegister are defined in obj_type_array.

Table B-2 Next Routines (Continued)

Return Type	Name	Argument List	Description
handle	acc_next_bit	(handle vector, handle current_bit);	Get next bit in a vector port or array.
handle	acc_next_cell	(handle module, handle current_cell);	Gets next cell instance in a module. Cells are defined in a library.
handle	acc_next_cell_load	(handle net, handle current_cell_load);	Get next cell load on a net.
handle	acc_next_child	(handle module, handle current_child);	Get next module instance appearing in this module
handle	acc_next_driver	(handle net, handle current_driver_terminal);	Get next primitive terminal driver that drives the net.
handle	acc_next_hiconn	(handle port, handle current_net);	Get next higher net connection.
handle	acc_next_input	(handle path_or_tchk, handle current_terminal);	Get next input terminal of a specified module path or timing check.
handle	acc_next_load	(handle net, handle current_load);	Get next primitive terminal driven by a net independent of hierarchy.
handle	acc_next_loconn	(handle port, handle current_net);	Get next lower net connection to a module port.
handle	acc_next_modpath	(handle module, handle path);	Get next path within a module.
handle	acc_next_net	(handle module, handle current_net);	Get the next net in a module.
handle	acc_next_output	(handle path, handle current_terminal);	Get next output terminal of a module path or data path.
handle	acc_next_parameter	(handle module, handle current_parameter);	Get next parameter in a module.
handle	acc_next_port	(handle module, handle current_port);	Get the next port in a module port list.
handle	acc_next_portout	(handle module, handle current_port);	Get next output or inout port of a module.
handle	acc_next_primitive	(handle module, handle current_primitive);	Get next primitive in a module.
handle	acc_next_scope	(handle scope, handle current_scope);	Get next hierarchy scope within a certain scope.
handle	acc_next_specparam	(handle module, handle current_specparam);	Get next specparam declared in a module.

Table B-2 Next Routines (Continued)

Return Type	Name	Argument List	Description
handle	acc_next_tchk	(handle module, handle current_tchk);	Get next timing check in a module.
handle	acc_next_terminal	(handle primitive, handle current_terminal);	Get next terminal of a primitive.
handle	acc_next_topmod	(handle current_topmod);	Get next top level module in the design.

B.2.3 Value Change Link (VCL) Routines

VCL routines allow the user system task to add and delete objects from the list of objects that are monitored for value changes. VCL routines always begin with the prefix **acc_vcl_** and do not return a value.

Table B-3 Value Change Link Routines

Return Type	Name	Argument List	Description
void	acc_vcl_add	(handle object, int (*consumer_routine) (), char *user_data, int VCL_flags);	Tell the Verilog simulator to call the consumer routine with value change information whenever the value of an object changes.
void	acc_vcl_delete	(handle object, int (*consumer_routine) (), char *user_data, int VCL_flags);	Tell the Verilog simulator to stop calling the consumer routine when the value of an object changes.

B.2.4 Fetch Routines

Fetch routines can extract a variety of information about objects. Information such as full hierarchical path name, relative name, and other attributes can be obtained. Fetch routines always start with the prefix **acc_fetch_**.

Table B-4 Fetch Routines

Return Type	Name	Argument List	Description
int	acc_fetch_argc	();	Get the number of invocation command-line arguments.
char **	acc_fetch_argv	();	Get the array of invocation command-line arguments.
double	acc_fetch_attribute	(handle object, char *attribute, double default);	Get the attribute of a parameter or specparam.

Table B-4 Fetch Routines (Continued)

Return Type	Name	Argument List	Description
char *	acc_fetch_defname	(handle object);	Get the defining name of a module or a primitive instance.
int	acc_fetch_delay_mode	(handle module);	Get delay mode of a module instance.
bool	acc_fetch_delays	(handle object, double *rise, double *fall, double *turnoff); (handle object, double *d1, *d2, *d3, *d4 *d5, *d6);	Get typical delay values for primitives, module paths, timing checks, or module input ports.
int	acc_fetch_direction	(handle object);	Get the direction of a port or terminal, i.e., input, output, or inout.
int	acc_fetch_edge	(handle path_or_tchk_term);	Get the edge specifier type of a path input or output terminal or a timing check input terminal.
char *	acc_fetch_fullname	(handle object);	Get the full hierarchical name of any name object or module path.
int	acc_fetch_fulltype	(handle object);	Get the type of the object. Return a predefined integer constant that tells type.
int	acc_fetch_index	(handle port_or_terminal);	Get the index for a port or terminal for gate, switch, UDP instance, module, etc. Zero returned for the first terminal.
void	acc_fetch_location	(p_location loc_p, handle object);	Get the location of an object in a Verilog source file. p_location is a predefined data structure that has file name and line number in the file.
char *	acc_fetch_name	(handle object);	Get instance of object or module path within a module.
int	acc_fetch_paramtype	(handle parameter);	Get the data type of parameter, integer, string, real, etc.
double	acc_fetch_paramval	(handle parameter);	Get value of parameter or specparam. Must cast return values to integer, string, or double.
int	acc_fetch_polarity	(handle path);	Get polarity of a path.

Table B-4 Fetch Routines (Continued)

Return Type	Name	Argument List	Description
int	acc_fetch_precision	();	Get the simulation time precision.
bool	acc_fetch_pulsere	(handle path, double *r1, double *e1, double *r2, double *e2,.....)	Get pulse control values for module paths based on reject values and e_values for transitions.
int	acc_fetch_range	(handle vector, int *msb, int *lsb);	Get the most significant bit and least significant bit range values of a vector.
int	acc_fetch_size	(handle object);	Get number of bits in a net, register, or port.
double	acc_fetch_tfang	(int arg#);	Get value of system task or function argument indexed by arg#.
int	acc_fetch_tfang_int	(int arg#);	Get integer value of system task or function argument indexed by arg#.
char *	acc_fetch_tfang_str	(int arg#);	Get string value of system task or function argument indexed by arg#.
void	acc_fetch_timescale_info	(handle object, p_timescale_info timescale_p);	Get the time scale information for an object. p_timescale_info is a pointer to a predefined time scale data structure.
int	acc_fetch_type	(handle object);	Get the type of object. Return a predefined integer constant such as accIntegerVar, accModule, etc.
char *	acc_fetch_type_str	(handle object);	Get the type of object in string format. Return a string of type accIntegerVar, accParameter, etc.
char *	acc_fetch_value	(handle object, char *format);	Get the logic or strength value of a net, register, or variable in the specified format.

B.2.5 Utility Access Routines

Utility access routines perform miscellaneous operations related to access routines.

Table B-5 Utility Access Routines

Return Type	Name	Argument List	Description
void	acc_close	();	Free internal memory used by access routines and reset all configuration parameters to default values.
handle *	acc_collect	(handle *next_routine, handle ref_object, int *count);	Collect all objects related to a particular reference object by successive calls to an acc_next routine. Return an array of handles.
bool	acc_compare_handles	(handle object1, handle object2);	Return true if both handles refer to the same object.
void	acc_configure	(int config_param, char *config_value);	Set parameters that control the operation of various access routines.
int	acc_count	(handle *next_routine, handle ref_object);	Count the number of objects in a reference object such as a module. The objects are counted by successive calls to the acc_next routine
void	acc_free	(handle *object_handles);	Free memory allocated by acc_collect for storing object handles.
void	acc_initialize	();	Reset all access routine configuration parameters. Call when entering a user-defined PLI routine.
bool	acc_object_in_typelist	(handle object, int object_types[]);	Match the object type or property against an array of listed types or properties.
bool	acc_object_of_type	(handle object, int object_type);	Match the object type or property against a specific type or property.
int	acc_product_type	();	Get the type of software product being used.
char *	acc_product_version	();	Get the version of software product being used.

Table B-5 Utility Access Routines (Continued)

Return Type	Name	Argument List	Description
int	acc_release_object	(handle object);	Deallocate memory associated with an input or output terminal path.
void	acc_reset_buffer	();	Reset the string buffer.
handle	acc_set_interactive_scope	();	Set the interactive scope of a software implementation.
void	acc_set_scope	(handle module, char * <u>module_name</u>);	Set the scope for searching for objects in a design hierarchy.
char *	acc_version	();	Get the version of access routines being used.

B.2.6 Modify Routines

Modify routines can modify internal data structures.

Table B-6 Modify Routines

Return Type	Name	Argument List	Description
void	acc_append_delays	(handle object, double rise, double fall, double z); or (handle object, double d1, ..., double d6); or (handle object, double limit); or (handle object double delay[]);	Add delays to existing delay values for primitives, module paths, timing checks, or module input ports. Can specify rise/fall/turn-off or 6 delay or timing check or min:typ:max format.
bool	acc_append_pulsere	(handle path, double r1, ..., double r12, double e1, ..., double e12);	Add to the existing pulse control values of a module path.
void	acc_replace_delays	(handle object, double rise, double fall, double z); or (handle object, double d1, ..., double d6); or (handle object, double limit); or (handle object double delay[]);	Replace delay values for primitives, module paths, timing checks, or module input ports. Can specify rise/fall/turn-off or 6 delay or timing check or min:typ:max format.
bool	acc_replace_pulsere	(handle path, double r1, ..., double r12, double e1, ..., double e12);	Set pulse control values of a module path as a percentage of path delays.
void	acc_set_pulsere	(handle path, double reject, double e);	Set pulse control percentages for a module path.
void	acc_set_value	(handle object, p_setval_value value_P, p_setval_delay delay_P);	Set value for a register or a sequential UDP.

B.3 Utility (tf_) Routines

Utility (tf_) routines are used to pass data in both directions across the Verilog/user C routine boundary. All the tf_ routines assume that operations are being performed on current instances. Each tf_ routine has a tf_i counterpart in which the instance pointer where the operations take place has to be passed as an additional argument at the end of the argument list.

B.3.1 Get Calling Task/Function Information

Table B-7 Get Calling Task/Function Information

Return Type	Name	Argument List	Description
char *	tf_getinstance	();	Get the pointer to the current instance of the simulation task or function that called the user's PLI application program.
char *	tf_mipname	();	Get the Verilog hierarchical path name of the simulation module containing the call to the user's PI application program.
char *	tf_ispname	()	Get the Verilog hierarchical path name of the scope containing the call to the user's PLI application program.

B.3.2 Get Argument List Information

Table B-8 Get Argument List Information

Return Type	Name	Argument List	Description
int	tf_nump	();	Get the number of parameters in the argument list.
int	tf_typep	(int param_index#);	Get the type of a particular parameter in the argument list.
int	tf_sizep	(int param_index#);	Get the length of a parameter in bits.
t_tfexprinfo *	tf_expinfo	(int param_index#, struct t_tfexprinfo *exprinfo_p);	Get information about a parameter expression.
t_tfexprinfo *	tf_nodeinfo	(int param_index#, struct t_tfexprinfo *exprinfo_p);	Get information about a node value parameter.

B.3.3 Get Parameter Values

Table B-9 Get Parameter Values

Return Type	Name	Argument List	Description
int	tf_getp	(int param_index#);	Get the value of parameter in integer form.
double	tf_getrealp	(int param_index#);	Get the value of a parameter in double-precision floating-point form.
int	tf_getlongp	(int *aof_highvalue, int para_index#);	Get parameter value in long 64-bit integer form.
char *	tf_strgetp	(int param_index#, char format_character);	Get parameter value as a formatted character string.
char *	tf_getcstringp	(int param_index#);	Get parameter value as a C character string.
void	tf_evaluatep	(int param_index#);	Evaluate a parameter expression and get the result.

B.3.4 Put Parameter Value

Table B-10 Put Parameter Values

Return Type	Name	Argument List	Description
void	tf_putp	(int param_index#, int value);	Pass back an integer value to the calling task or function.
void	tf_putrealp	(int param_index#, double value);	Pass back a double-precision floating-point value to the calling task or function.
void	tf_putlongp	(int param_index#, int lowvalue, int highvalue);	Pass back a double-precision 64-bit integer value to the calling task or function.
void	tf_propagatep	(int param_index#);	Propagate a node parameter value.
int	tf_strdelpputp	(int param_index#, int bitlength, char format_char, int delay, int delaytype, char *value_p);	Pass back a value and schedule an event on the parameter. The value is expressed as a formatted character string, and the delay, as an integer value.
int	tf_strealdelpputp	(int param_index#, int bitlength, char format_char, int delay, double delaytype, char *value_p);	Pass back a string value with an attached real delay.
int	tf_strlongdelpputp	(int param_index#, int bitlength, char format_char, int lowdelay, int highdelay, int delaytype, char *value_p);	Pass back a string value with an attached long delay.

B.3.5 Monitor Parameter Value Changes

Table B-11 Monitor Parameter Value Changes

Return Type	Name	Argument List	Description
void	tf_asynchon	();	Enable a user PLI routine to be called whenever a parameter changes value.
void	tf_asynchoff	();	Disable asynchronous calling.
void	tf_synchronize	();	Synchronize parameter value changes to the end of the current simulation time slot.
void	tf_rosynchronize	();	Synchronize parameter value changes and suppress new event generation during current simulation time slot.
int	tf_getpchange	(int param_index#);	Get the number of the parameter that changed value.
int	tf_copypvc_flag	(int param_index#);	Copy a parameter value change flag.
int	tf_movepvc_flag	(int param_index#);	Save a parameter value change flag.
int	tf_testpvc_flag	(int param_index#);	Test a parameter value change flag.

B.3.6 Synchronize Tasks

Table B-12 Synchronize Tasks

Return Type	Name	Argument List	Description
int	tf_gettime	();	Get current simulation time in integer form.
	tf_getrealtime		
int	tf_getlongtime	(int *aof_hightime);	Get current simulation time in long integer form.
char *	tf_strgetTime	();	Get current simulation time as a character string.
int	tf_getnextlongtime	(int *aof_lowtime, int *aof_hightime);	Get time of the next scheduled simulation event.
int	tf_setdelay	(int delay);	Cause user task to be reactivated at a future simulation time expressed as an integer value delay.
int	tf_setlongdelay	(int lowdelay, int highdelay);	Cause user task to be reactivated after a long integer value delay.
int	tf_setrealdelay	(double delay, char *instance);	Activate the miscf application at a particular simulation time.

Table B-12 Synchronize Tasks (Continued)

Return Type	Name	Argument List	Description
void	tf_scale_longdelay	(char *instance, int lowdelay, int hidelay, int *aof_lowtime, int *aof_hightime);	Convert a 64-bit integer delay to internal simulation time units.
void	tf_scale_realdelay	(char *instance, double delay, double *aof_realdelay);	Convert a double-precision floating-point delay to internal simulation time units.
void	tf_unscale_longdelay	(char *instance, int lowdelay, int hidelay, int *aof_lowtime, int *aof_hightime);	Convert a delay from internal simulation time units to the time scale of a particular module.
void	tf_unscale_realdelay	(char *instance, double delay, double *aof_realdelay);	Convert a delay from internal simulation time units to the time scale of a particular module.
void	tf_clearalldelays	();	Clear all reactivation delays.
int	tf_strdelputp	(int param_index#, int bitlength, char format_char, int delay, int delaytype, char *value_p);	Pass back a value and schedule an event on the parameter. The value is expressed as a formatted character string and the delay as an integer value.
int	tf_strrealdelputp	(int param_index#, int bitlength, char format_char, int delay, double delaytype, char *value_p);	Pass back a string value with an attached real delay.
int	tf_strlongdelputp	(int param_index#, int bitlength, char format_char, int lowdelay,int highdelay, int delaytype, char *value_p);	Pass back a string value with an attached long delay.

B.3.7 Long Arithmetic

Table B-13 Long Arithmetic

Return Type	Name	Argument List	Description
void	tf_add_long	(int *aof_low1, int *aof_high1, int low2, int high2);	Add two 64-bit long values
void	tf_subtract_long	(int *aof_low1, int *aof_high1, int low2, int high2);	Subtract one long value from another.
void	tf_multiply_long	(int *aof_low1, int *aof_high1, int low2, int high2);	Multiply two long values.
void	tf_divide_long	(int *aof_low1, int *aof_high1, int low2, int high2);	Divide one long value by another.

Table B-13 Long Arithmetic (Continued)

Return Type	Name	Argument List	Description
int	tf_compare_long	(int low1, int high1, int low2, int high2);	Compare two long values.
char *	tf_longtime_tostr	(int lowtime, int hightime);	Convert a long value to a character string.
void	tf_real_to_long	(double real, int *aof_low, int *aof_high);	Convert a real number to a 64-bit integer.
void	tf_long_to_real	(int low, int high, double *aof_real);	Convert a long integer to a real number

B.3.8 Display Messages

Table B-14 Display Messages

Return Type	Name	Argument List	Description
void	io_printf	(char *format, arg1,.....);	Write messages to the standard output and log file.
void	io_mcdprintf	(char *format, arg1,.....);	Write messages to multiple-channel descriptor files.
void	tf_error	(char *format, arg1,.....);	Print error message.
void	tf_warning	(char *format, arg1,.....);	Print warning message.
void	tf_message	(int level, char facility, char code, char *message, arg1,);	Print error and warning messages, using the Verilog simulator's standard error handling facility.
void	tf_text	(char *format, arg1,);	Store error message information in a buffer. Displayed when tf_message is called.

B.3.9 Miscellaneous Utility Routines

Table B-15 Miscellaneous Utility Routines

Return Type	Name	Argument List	Description
void	tf_dostop	();	Halt the simulation and put the system in interactive mode.
void	tf_dofinish	();	Terminate the simulation.
char *	mc_scanplus_args	(char *startarg);	Get command line plus (+) options entered by the user in interactive mode.

Table B-15 Miscellaneous Utility Routines

Return Type	Name	Argument List	Description
void	tf_write_save	(char *blockptr, int blocklength);	Write PLI application data to a save file.
int	tf_read_restart	(char *blockptr, int block_length);	Get a block of data from a previously written save file.
void	tf_read_restore	(char *blockptr, int blocklength);	Retrieve data from a save file.
void	tf_dumpflush	();	Dump parameter value changes to a system dump file.
char *	tf_dumpfilename	();	Get name of system dump file.

B.3.10 Housekeeping Tasks

Table B-16 Housekeeping Tasks

Return Type	Name	Argument List	Description
void	tf_setworkarea	(char *workarea);	Save a pointer to the work area of a PLI application task/function instance.
char *	tf_getworkarea	();	Retrieve pointer to a work area.
void	tf_setroutine	(char (*routine) ());	Store pointer to a PLI application task/function.
char *	tf_getroutine	();	Retrieve pointer to a PLI application task/function.
void	tf_settflist	(char *tflist);	Store pointer to a PLI application task/function instance.
char *	tf_gettflist	();	Retrieve pointer to a PLI application task/function instance.

List of Keywords, System Tasks, and Compiler Directives



C.1 Keywords

Keywords are predefined, nonescaped identifiers that define the language constructs. An escaped identifier is never treated as a keyword. All keywords are defined in lowercase. The list is sorted in alphabetical order.

always	and	assign	attribute
begin	buf	bufif0	bufif1
case	casex	casez	cmos
deassign	default	defparam	disable
edge	else	end	endattribute
endcase	endfunction	endmodule	endprimitive
endspecify	endtable	endtask	event
for	force	forever	fork
function	highz0	highz1	if
initial	inout	input	integer
join	large	macromodule	medium
module	nand	negedge	nmos
nor	not	notif0	notif1
or	output	parameter	pmos
posedge	primitive	pull0	pull1
pulldown	pullup	rcmos	real
realtime	reg	release	repeat
rnmos	rpmos	rtran	rtranif0
rtranif1	scalared	signed	small
specify	specparam	strength	strong0
strong1	supply0	supply1	table
task	time	tran	tranif0
tranif1	tri	tri0	tri1
triand	trior	trireg	unsigned
vectored	wait	wand	weak0
weak1	while	wire	wor
xnor	xor		

C.2 System Tasks and Functions

The following is a list of keywords frequently used by Verilog simulators for names of system tasks and functions. Not all system tasks and functions are explained in this book. For details, refer to *Verilog HDL Language Reference Manual*. This list is sorted in alphabetical order.

\$bitstoreal	\$countdrivers	\$display	\$fclose
\$fdisplay	\$fmonitor	\$fopen	\$fstrobe
\$fwrite	\$finish	\$getpattern	\$history
\$incsave	\$input	\$itor	\$key
\$list	\$log	\$monitor	\$monitoroff
\$monitoron	\$nokey		

C.3 Compiler Directives

The following is a list of keywords frequently used by Verilog simulators for specifying compiler directives. Only the most frequently used directives are discussed in the book. For details, refer to *Verilog HDL Language Reference Manual*. This list is sorted in alphabetical order.

`accelerate	`autoexpand_vectornets	`celldefine
`default_nettype	`define	`define
`else	`endcelldefine	`endif
`endprotect	`endprotected	`expand_vectornets
`ifdef	`include	`noaccelerate
`noexpand_vectornets	`noremove_gatenames	`nounconnected_drive
`protect	`protected	`remove_gatenames
`remove_netnames	`resetall	`timescale
`unconnected_drive		

The following items summarize the format of the formal syntax descriptions:

1. Whitespace may be used to separate lexical tokens.
2. Angle brackets surround each description item and are *not* literal symbols; that is, they do not appear in a source example of a syntax item.
3. **<name>** in lowercase is a syntax construct item defined by other syntax construct items or by lexical token items (see next item).
4. **<NAME>** in uppercase is a lexical token item. Its definition is a terminal node in the description hierarchy; that is, its definition does not contain any syntax construct items.
5. **<name>?** is an optional item.
6. **<name>*** is zero, one, or more items.
7. **<name>+** is one or more items.
8. **<name> <,<name>>*** is a comma-separated list of items with at least one item in the list.
9. **if [condition]** is a condition placed on one of several definitions.
10. **<name> ::=** gives a syntax definition to an item.
11. **||=** introduces an alternative syntax definition.
12. **name** is a literal (a keyword). For example, the definition **<event_declaration> ::= event <name_of_event>** stipulates that the keyword “event” precedes the name of an event in an event declaration.
13. **(. . .)** places parenthesis symbols in a definition. These parentheses are literals required by the syntax being defined. Other literal symbols can also appear in a definition (for example, . and :).

In Verilog syntax, a period (.) may not be preceded or followed by a space.

D.1 Source Text

```
<source_text>
    ::= <description>*
<description>
    ::= <module>
    ||= <primitive>
<module>
    ::= module <name_of_module> <list_of_ports>? ;
        <module_item>*
        endmodule
    ||= macromodule <name_of_module> <list_of_ports>? ;
        <module_item>*
        endmodule
<name_of_module>
    ::= <IDENTIFIER>
<list_of_ports>
    ::= ( <port> <,<port>>* )
<port>
    ::= <port_expression>?
    ||= . <name_of_port> ( <port_expression>? )
<port_expression>
    ::= <port_reference>
    ||= { <port_reference> <,<port_reference>>* }
<port_reference>
    ::= <name_of_variable>
    ||= <name_of_variable> [ <constant_expression> ]
    ||= <name_of_variable> [ <constant_expression> : <constant_expression> ]
<name_of_port>
    ::= <IDENTIFIER>
<name_of_variable>
    ::= <IDENTIFIER>
<module_item>
    ::= <parameter_declaration>
    ||= <input_declaration>
    ||= <output_declaration>
    ||= <inout_declaration>
    ||= <net_declaration>
    ||= <reg_declaration>
```

||= <time_declaration>
||= <integer_declaration>
||= <real_declaration>
||= <event_declaration>
||= <gate_declaration>
||= <UDP_instantiation>
||= <module_instantiation>
||= <parameter_override>
||= <continuous_assign>
||= <specify_block>
||= <initial_statement>
||= <always_statement>
||= <task>
||= <function>

<UDP>

::= primitive <name_of_UDP> (<name_of_variable> <,<name_of_variable>>*) ;
 <UDP_declaration>+
 <UDP_initial_statement>?
 <table_definition>
 endprimitive

<name_of_UDP>

::= <IDENTIFIER>

<UDP_declaration>

::= <output_declaration>
||= <reg_declaration>
||= <input_declaration>

<UDP_initial_statement>

::= initial <output_terminal_name> = <init_val> ;

<init_val>

::= 1'b0
||= 1'b1
||= 1'bx
||= 1
||= 0

<table_definition>

::= table <table_entries> endtable

<table_entries>

::= <combinational_entry>+
||= <sequential_entry>+

```

<combinational_entry>
    ::= <level_input_list> : <OUTPUT_SYMBOL> ;

<sequential_entry>
    ::= <input_list> : <state> : <next_state> ;

<input_list>
    ::= <level_input_list>
    ||= <edge_input_list>

<level_input_list>
    ::= <LEVEL_SYMBOL>+

<edge_input_list>
    ::= <LEVEL_SYMBOL>* <edge> <LEVEL_SYMBOL>*

<edge>
    ::= ( <LEVEL_SYMBOL> <LEVEL_SYMBOL> )
    ||= <EDGE_SYMBOL>

<state>
    ::= <LEVEL_SYMBOL>

<next_state>
    ::= <OUTPUT_SYMBOL>
    ||= - (This is a literal hyphen, see Chapter 12 for details).

<OUTPUT_SYMBOL> is one of the following characters:
    0 1 x X

<LEVEL_SYMBOL> is one of the following characters:
    0 1 x X ? b B

<EDGE_SYMBOL> is one of the following characters:
    r R f F p P n N *

<task>
    ::= task <name_of_task> ; <tf_declaration>* <statement_or_null> endtask

<name_of_task>
    ::= <IDENTIFIER>

<function>
    ::= function <range_or_type>? <name_of_function> ;
        <tf_declaration>+
        <statement>
    endfunction

<range_or_type>
    ::= <range>
    ||= integer
    ||= real

```


<name_of_function>
 ::= <IDENTIFIER>

<tf_declaration>
 ::= <parameter_declaration>
 ||= <input_declaration>
 ||= <output_declaration>
 ||= <inout_declaration>
 ||= <reg_declaration>
 ||= <time_declaration>
 ||= <integer_declaration>
 ||= <real_declaration>
 ||= <event_declaration>

D.2 Declarations

<parameter_declaration>
 ::= parameter <list_of_param_assignments> ;

<list_of_param_assignments>
 ::= <param_assignment><,<param_assignment>*

<param_assignment>
 ::= <<identifier> = <constant_expression>>

<input_declaration>
 ::= input <range>? <list_of_variables> ;

<output_declaration>
 ::= output <range>? <list_of_variables> ;

<inout_declaration>
 ::= inout <range>? <list_of_variables> ;

<net_declaration>
 ::= <NETTYPE> <expandrange>? <delay>? <list_of_variables> ;
 ||= trireg <charge_strength>? <expandrange>? <delay>? <list_of_variables> ;

<NETTYPE> *is one of the following keywords:*
 wire tri tri1 supply0 wand triand tri0 supply1 wor trior trireg

<expandrange>
 ::= <range>
 ||= scalared <range>
 ||= vectored <range>

<delay>
 ::=

<reg_declaration>
 ::= reg <range>? <list_of_register_variables> ;

<time_declaration>
 ::= time <list_of_register_variables> ;

<integer_declaration>
 ::= integer <list_of_register_variables> ;

<real_declaration>
 ::= real <list_of_variables> ;

<event_declaration>
 ::= event <name_of_event> <,<name_of_event>>* ;

<continuous_assign>
 ::= assign <drive_strength>? <delay>? <list_of_assignments> ;
 ||= <NETTYPE> <drive_strength>? <expandrange>? <delay>?
 <list_of_assignments> ;

<parameter_override>
 ::= defparam <list_of_param_assignments> ;

<list_of_variables>
 ::= <name_of_variable> <,<name_of_variable>>*

<name_of_variable>
 ::= <IDENTIFIER>

<list_of_register_variables>
 ::= <register_variable> <,<register_variable>>*

<register_variable>
 ::= <name_of_register>
 ||= <name_of_memory> [<constant_expression> : <constant_expression>]

<constant_expression>
 ::=

<name_of_register>
 ::= <IDENTIFIER>

<name_of_memory>
 ::= <IDENTIFIER>

<name_of_event>
 ::= <IDENTIFIER>

<charge_strength>
 ::= (small)
 ||= (medium)
 ||= (large)

<drive_strength>
 ::= (<STRENGTH0> , <STRENGTH1>)

||= (<STRENGTH1> , <STRENGTH0>)

<STRENGTH0> is one of the following keywords:

supply0 strong0 pull0 weak0 highz0

<STRENGTH1> is one of the following keywords:

supply1 strong1 pull1 weak1 highz1

<range>

::= [<constant_expression> : <constant_expression>]

<list_of_assignments>

::= <assignment> <,<assignment>>*

<expression>

::=

<assignment>

::=

D.3 Primitive Instances

<gate_declaration>

::= <GATETYPE> <drive_strength>? <delay>? <gate_instance>
<,<gate_instance>>*

<GATETYPE> is one of the following keywords:

and nand or nor xor xnor buf bufif0 bufif1 not notif0 notif1 pulldown pullup
nmos rmos pmos rmos cmos rmos tran rtran tranif0 rtranif0 tranif1 rtranif1

<drive_strength>

::=(<STRENGTH0>,<STRENGTH1>)

||=(<STRENGTH1>,<STRENGTH0>)

<delay>

::= # <number>

||= # <identifier>

||= # (<mintypmax_expression> <,<mintypmax_expression>>?
<,<mintypmax_expression>>?)

<gate_instance>

::= <name_of_gate_instance>? (<terminal> <,<terminal>>*)

<name_of_gate_instance>

::= <IDENTIFIER>

<UDP_instantiation>

::= <name_of_UDP> <drive_strength>? <delay>? <UDP_instance>
<,<UDP_instance>>*

<name_of_UDP>
 ::= <IDENTIFIER>

<UDP_instance>
 ::= <name_of_UDP_instance>? (<terminal> <,<terminal>>*)

<name_of_UDP_instance>
 ::= <IDENTIFIER>

<terminal>
 ::= <expression>
 || = <IDENTIFIER>

D.4 Module Instantiations

<module_instantiation>
 ::= <name_of_module> <parameter_value_assignment>? <module_instance> <,<module_instance>>* ;

<name_of_module>
 ::= <IDENTIFIER>

<parameter_value_assignment>
 ::= # (<expression> <,<expression>>*)

<module_instance>
 ::= <name_of_instance> (<list_of_module_connections>?)

<name_of_instance>
 ::= <IDENTIFIER>

<list_of_module_connections>
 ::= <module_port_connection> <,<module_port_connection>>*
 || = <named_port_connection> <,<named_port_connection>>*

<module_port_connection>
 ::= <expression>
 || = <NULL>

<NULL>
 ::= nothing—*this form covers the case of an empty item in a list—for example, (a, b, , d)*

<named_port_connection>
 ::= .< IDENTIFIER> (<expression>)

<expression>
 ::=

D.5 Behavioral Statements

<initial_statement>

::= initial <statement>

<always_statement>

::= always <statement>

<statement_or_null>

::= <statement>

||= ;

<statement>

::=<blocking assignment> ;

||= <non-blocking assignment> ;

||= if (<expression>) <statement_or_null>

||= if (<expression>) <statement_or_null>

 else <statement_or_null>

||= case (<expression>) <case_item>+ endcase

||= casez (<expression>) <case_item>+ endcase

||= casex (<expression>) <case_item>+ endcase

||= forever <statement>

||= repeat (<expression>) <statement>

||= while (<expression>) <statement>

||= for (<assignment> ; <expression> ; <assignment>)

 <statement>

||= <delay_control> <statement_or_null>

||= <event_control> <statement_or_null>

||= wait (<expression>) <statement_or_null>

||= -> <name_of_event> ;

||= <seq_block>

||= <par_block>

||= <task_enable>

||= <system_task_enable>

||= disable <name_of_task> ;

||= disable <name_of_block> ;

||= force <assignment> ;

||= release <lvalue> ;

<assignment>

::= <lvalue> = <expression>

<blocking assignment>

```
::= <lvalue> = <expression>
||= <lvalue> = <delay_control> <expression> ;
||= <lvalue> = <event_control> <expression> ;
```

<non-blocking assignment>

```
::= <lvalue> <= <expression>
||= <lvalue> <= <delay_control> <expression> ;
||= <lvalue> <= <event_control> <expression> ;
```

<lvalue>

```
::=
```

<expression>

```
::=
```

<case_item>

```
::= <expression> <,<expression>>* : <statement_or_null>
||= default : <statement_or_null>
||= default <statement_or_null>
```

<seq_block>

```
::= begin <statement>* end
||= begin : <name_of_block> <block_declaration>* <statement>* end
```

<par_block>

```
::= fork <statement>* join
||= fork : <name_of_block> <block_declaration>* <statement>* join
```

<name_of_block>

```
::= <IDENTIFIER>
```

<block_declaration>

```
::= <parameter_declaration>
||= <reg_declaration>
||= <integer_declaration>
||= <real_declaration>
||= <time_declaration>
||= <event_declaration>
```

<task_enable>

```
::= <name_of_task> ;
||= <name_of_task> ( <expression> <,<expression>>* ) ;
```

<system_task_enable>

```
::= <name_of_system_task> ;
||= <name_of_system_task> ( <expression> <,<expression>>* ) ;
```

<name_of_system_task>

::= \$<SYSTEM_IDENTIFIER>

Please note: The \$ may not be followed by a space.

<SYSTEM_IDENTIFIER>

::= An <IDENTIFIER> assigned to an existing system task or function.

D.6 Specify Section

<specify_block>

::= specify <specify_item>* endspecify

<specify_item>

::= <specparam_declaration>

||= <path_declaration>

||= <level_sensitive_path_declaration>

||= <edge_sensitive_path_declaration>

||= <system_timing_check>

||= <sdpd>

<specparam_declaration>

::= specparam <list_of_param_assignments> ;

<list_of_param_assignments>

::=<param_assignment><,<param_assignment>>*

<param_assignment>

::=<<identifier>=<constant_expression>>

<path_declaration>

::= <path_description> = <path_delay_value> ;

<path_description>

::= (<specify_input_terminal_descriptor> =>
 <specify_output_terminal_descriptor>)

||= (<list_of_path_inputs> * > <list_of_path_outputs>)

<list_of_path_inputs>

::= <specify_input_terminal_descriptor> <,<specify_input_terminal_descriptor>>*

<list_of_path_outputs>

::= <specify_output_terminal_descriptor>
 <,<specify_output_terminal_descriptor>>*

<specify_input_terminal_descriptor>

::= <input_identifier>

||= <input_identifier> [<constant_expression>]

||= <input_identifier> [<constant_expression> : <constant_expression>]

<specify_output_terminal_descriptor>

::= <output_identifier>

||= <output_identifier> [<constant_expression>]

||= <output_identifier> [<constant_expression> : <constant_expression>]

<input_identifier>

::= the <IDENTIFIER> of a module input or inout terminal

<output_identifier>

::= the <IDENTIFIER> of a module output or inout terminal.

<path_delay_value>

::= <path_delay_expression>

||= (<path_delay_expression>, <path_delay_expression>)

||= (<path_delay_expression>, <path_delay_expression>, <path_delay_expression>)

||= (<path_delay_expression>, <path_delay_expression>, <path_delay_expression>, <path_delay_expression>, <path_delay_expression>)

<path_delay_expression>

::= <constant_mintypmax_expression>

<system_timing_check>

::= \$setup(<timing_check_event>, <timing_check_event>, <timing_check_limit> <,<notify_register>>?) ;

||= \$hold(<timing_check_event>, <timing_check_event>, <timing_check_limit> <,<notify_register>>?) ;

||= \$period(<controlled_timing_check_event>, <timing_check_limit> <,<notify_register>>?) ;

||= \$width(<controlled_timing_check_event>, <timing_check_limit> <,<constant_expression>,<notify_register>>?) ;

||= \$skew(<timing_check_event>, <timing_check_event>, <timing_check_limit> <,<notify_register>>?) ;

||= \$recovery(<controlled_timing_check_event>, <timing_check_event>, <timing_check_limit> <,<notify_register>>?) ;

||= \$setuphold(<timing_check_event>, <timing_check_event>, <timing_check_limit>, <timing_check_limit> <,<notify_register>>?) ;

<timing_check_event>

::= <timing_check_event_control>? <specify_terminal_descriptor> <&&& <timing_check_condition>>?

<specify_terminal_descriptor>

::= <specify_input_terminal_descriptor>


```

    ||= <specify_output_terminal_descriptor>
<controlled_timing_check_event>
    ::= <timing_check_event_control> <specify_terminal_descriptor>
       <&&& <timing_check_condition>>?
<timing_check_event_control>
    ::= posedge
    ||= negedge
    ||= <edge_control_specifier>
<edge_control_specifier>
    ::= edge [ <edge_descriptor><,<edge_descriptor>>]*]
<edge_descriptor>
    ::= 01
    ||= 10
    ||= 0x
    ||= x1
    ||= 1x
    ||= x0
<timing_check_condition>
    ::= <SCALAR_EXPRESSION>
    ||= ~<SCALAR_EXPRESSION>
    ||= <SCALAR_EXPRESSION> == <scalar_constant>
    ||= <SCALAR_EXPRESSION> === <scalar_constant>
    ||= <SCALAR_EXPRESSION> != <scalar_constant>
    ||= <SCALAR_EXPRESSION> !== <scalar_constant>
<SCALAR_EXPRESSION> is a one bit net or a bit select of an expanded vector net.
 ::= <timing_check_limit>
    ::= <expression>
<scalar_constant>
    ::= 1'b0
    ||= 1'b1
    ||= 1'B0
    ||= 1'B1
<notify_register>
    ::= <identifier>
<level_sensitive_path_declaration>
    ::= if (<conditional_port_expression>)
       (<specify_terminal_descriptor> <polarity_operator>?=>
        <specify_terminal_descriptor>) = <path_delay_value>;

```

`||= if (<conditional_port_expression>
 (<list_of_path_inputs> <polarity_operator>? *>
 <list_of_path_outputs>) = <path_delay_value>;`
 Please note: The following two symbols are literal symbols,
 not syntax description conventions:

`*>` `=>`

<conditional_port_expression>

`::= <port_reference>
 ||= <UNARY_OPERATOR><port_reference>
 ||= <port_reference><BINARY_OPERATOR><port_reference>`

<polarity_operator>

`::= +
 ||= -`

<edge_sensitive_path_declaration>

`::=if (<expression>)? (<edge_identifier>?
 <specify_terminal_descriptor>=>
 (<specify_terminal_descriptor> <polarity_operator> ?:
 <data_source_expression>)) = <path_delay_value>;
 ||=if (<expression>)? (<edge_identifier>?
 <specify_terminal_descriptor> *>
 (<list_of_path_outputs> <polarity_operator> ?:
 <data_source_expression>)) =<path_delay_value>;`

<data_source_expression>

Any expression, including constants and lists. Its width must be one bit or equal to the destination's width. If the destination is a list, the data source must be as wide as the sum of the bits of the members.

<edge_identifier>

`::= posedge
 ||= negedge`

<sdpd>

`::=if(<sdpd_conditional_expression>)<path_description>=
 <path_delay_value>;`

<sdpd_conditional_expression>

`::=<expression><BINARY_OPERATOR><expression>
 ||=<UNARY_OPERATOR><expression>`

D.7 Expressions

<lvalue>

::= <identifier>
 ||= <identifier> [<expression>]
 ||= <identifier> [<constant_expression> : <constant_expression>]
 ||= <concatenation>

<constant_expression>

::= <expression>

<mintypmax_expression>

::= <expression>
 ||= <expression> : <expression> : <expression>

<expression>

::= <primary>
 ||= <UNARY_OPERATOR> <primary>
 ||= <expression> <BINARY_OPERATOR> <expression>
 ||= <expression> <QUESTION_MARK> <expression> : <expression>
 ||= <STRING>

<UNARY_OPERATOR> is one of the following tokens:

+ - ! ~ & ~& | ^ ^ ~^

<BINARY_OPERATOR> is one of the following tokens:

+ - * / % == != === !== && || < <= > >= & | ^ ^~ >> <<

<QUESTION_MARK> is ? (a literal question mark).

<STRING> is text enclosed in "" and contained on one line.

<primary>

::= <number>
 ||= <identifier>
 ||= <identifier> [<expression>]
 ||= <identifier> [<constant_expression> : <constant_expression>]
 ||= <concatenation>
 ||= <multiple_concatenation>
 ||= <function_call>
 ||= (<mintypmax_expression>)

<number>

::= <DECIMAL_NUMBER>
 ||= <UNSIGNED_NUMBER>? <BASE> <UNSIGNED_NUMBER>
 ||= <DECIMAL_NUMBER>.<UNSIGNED_NUMBER>
 ||= <DECIMAL_NUMBER><.<UNSIGNED_NUMBER>>?
 E<DECIMAL_NUMBER>

||= <DECIMAL_NUMBER><.<UNSIGNED_NUMBER>>?
e<DECIMAL_NUMBER>

Please note: Embedded spaces are illegal in Verilog numbers, but embedded underscore characters can be used for spacing in any type of number.

<DECIMAL_NUMBER>

::= A number containing a set of any of the following characters, optionally preceded by + or -

0123456789_

<UNSIGNED_NUMBER>

::= A number containing a set of any of the following characters:

0123456789_

<NUMBER>

Numbers can be specified in decimal, hexadecimal, octal or binary and may optionally start with a + or -. The <BASE> token controls what number digits are legal. <BASE> must be one of **d**, **h**, **o**, or **b**, for the bases **d**ecimal, **h**exadecimal, **o**ctal, and **b**inary, respectively. A number can contain any set of the following characters that is consistent with <BASE>:

0123456789abcdefABCDEFxXzZ?

<BASE> is one of the following tokens:

'b 'B 'o 'O 'd 'D 'h 'H

<concatenation>

::= { <expression> <,<expression>>* }

<multiple_concatenation>

::= { <expression> { <expression> <,<expression>>* } }

<function_call>

::= <name_of_function> (<expression> <,<expression>>*)

||= <name_of_system_function> (<expression> <,<expression>>*)

||= <name_of_system_function>

<name_of_function>

::= <identifier>

<name_of_system_function>

::= \$<SYSTEM_IDENTIFIER>

Please note: The \$ may not be followed by a space.

<SYSTEM_IDENTIFIER>

::= An <IDENTIFIER> assigned to an existing system task or function

D.8 General

<identifier>

::= <IDENTIFIER>.<IDENTIFIER>*

Please note: The period may not be preceded or followed by a space.

<IDENTIFIER>

An identifier is any sequence of letters, digits, dollar signs (\$), and underscore (_) symbols, except that the first must be a letter or the underscore; the first character may not be a digit or \$. Upper- and lowercase letters are considered to be different. Identifiers may be up to 1024 characters long. Some Verilog-based tools do not recognize identifier characters beyond the 1024th as a significant part of the identifier. Escaped identifiers start with the backslash character (\) and may include any printable ASCII character. An escaped identifier ends with white space. The leading backslash character is not considered to be part of the identifier.

<delay>

::= # <number>

||= # <identifier>

||= # (<mintymax_expression> <,<mintymax_expression>>? <,<mintymax_expression>?)

<mintymax_expression>

::=

<delay_control>

::= # <number>

||= # <identifier>

||= # (<mintymax_expression>)

<event_control>

::= @ <identifier>

||= @ (<event_expression>)

<event_expression>

::= <expression>

||= posedge <SCALAR_EVENT_EXPRESSION>

||= negedge <SCALAR_EVENT_EXPRESSION>

||= <event_expression> or <event_expression>*

<SCALAR_EVENT_EXPRESSION> is an expression that resolves to a one bit value.

Answers to common Verilog questions are provided in this appendix.

Origins of Verilog HDL

Verilog HDL originated around 1983 at Gateway Design Automation, which was then located in Acton, Massachusetts. The company was privately held at that time by Dr. Prabhu Goel, the inventor of the PODEM test generation algorithm. Verilog HDL was introduced into the EDA market in 1985 as a simulator product. Verilog HDL was designed by Phil Moorby, who was later to become the Chief Designer for *Verilog-XL* and the first Corporate Fellow at Cadence Design Systems. Gateway Design Automation grew rapidly with the success of *Verilog-XL* and was finally acquired by Cadence Design Systems, San Jose, CA in 1989.

Open Verilog International (OVI)

Verilog HDL was opened to the public by Cadence Design Systems in 1990. OVI was formed to standardize and promote Verilog HDL and related design automation products. They can be reached by email at ovi@netcom.com, by phone at 408-353-8899, or by regular mail at 15466 Los Gatos Boulevard, Suite 109-071, Los Gatos, CA 95032.

Interpreted, Compiled, Native Compiled Simulators

Verilog simulators come in three flavors, based on the way they perform the simulation.

Interpreted simulators read in the Verilog HDL design, create data structures in memory, and run the simulation interpretively. A compile is performed each time the simulation is run, but the compile is usually very fast. An example of an interpreted simulator is *Verilog-XL*.

Compiled code simulators read in the Verilog HDL design and convert it to equivalent C code (or some other programming language). The C code is then compiled by a standard C compiler to get the binary executable. The binary is

executed to run the simulation. Compile time is usually long for compiled code simulators, but in general the execution speed is faster compared to interpreted simulators. An example of compiled code simulator is Chronologic VCS.

Native compiled code simulators read in the Verilog HDL design and convert it directly to binary code for a specific machine platform. The compilation is optimized and tuned separately for each machine platform. Of course, that means that a native compiled code simulator for a Sun workstation will not run on an HP workstation, and vice versa. Because of fine tuning, native compiled code simulators can yield significant performance benefits.

Event-Driven Simulation, Oblivious Simulation

Verilog simulators typically use an *event-driven* or an *oblivious simulation* algorithm. An event-driven algorithm processes elements in the design only when signals at the inputs of these elements change. Intelligent scheduling is required to process elements. Oblivious algorithms process all elements in the design, irrespective of changes in signals. Little or no scheduling is required to process elements.

Cycle-Based Simulation

Cycle-based simulation is useful for synchronous designs where operations happen only at active clock edges. Cycle simulators work on a cycle-by-cycle basis. Timing information between two clock edges is lost. Significant performance advantages can be obtained by using cycle simulation.

Fault Simulation

Fault simulation is used to deliberately insert *stuck-at* or *bridging* faults in the reference circuit. Then, a test pattern is applied and the output of the faulty circuit and the reference circuit are compared. The fault is said to be *detected* if the outputs mismatch. A set of test patterns is developed for testing the circuit.

Verilog Newsgroup

comp.lang.verilog is a newsgroup that provides discussion about Verilog HDL-related activities.

Verilog FTP Site

Do an anonymous ftp to [ftp.cray.com:/pub/comp.lang.verilog](ftp://ftp.cray.com/pub/comp.lang.verilog). Various interesting resources, such as newsgroup archives, answers to frequently asked questions, Verilog parsers, Verilog-to-VHDL translators, Verilog modes for GNU Emacs, speedup notes, etc., are available. The README file in that directory gives complete information about available resources.

Verilog Simulators

Veriwell simulator is available from Wellspring solutions for SPARC, Macintosh, DOS, and Linux. The simulator is available via ftp at [iii.net:/pub/pub-site/wellspring/](ftp://iii.net/pub/pub-site/wellspring/). Use is not restricted for source files under 1000 lines.

Viper simulator is available from InterHDL for SPARC and DOS. The simulator is available via ftp at [ftp.netcom.com:/pub/el/eli](ftp://ftp.netcom.com/pub/el/eli). Use is not restricted for sources files under 1000 lines.

Verilog Related Mosaic Sites

If you are using mosaic, you can find Verilog HDL-related information on a lot of WWW sites. A few interesting sites are listed below.

Cadence - <http://www.cadence.com/>

Cadmazing - <http://www.cadmazing.com/cadmazing/pages/da.html>

Chronologic Simulation - <http://www.chronologic.com/index.html>

EE Times - <http://techweb.cmp.com/eet/>

Synopsys - <http://www.synopsys.com/>

IVC (International Verilog Conference) - <http://www.e2w3.com/ivocconf.html>

This appendix contains the source code for two examples.

- The first example is a synthesizable model of a FIFO implementation.
- The second example is a behavioral model of a 256K × 16 DRAM.

These examples are provided to give the reader a flavor of real-life Verilog HDL usage. The reader is encouraged to look through the source code to understand coding style and the usage of Verilog HDL constructs.

F.1 Synthesizable FIFO Model

This example describes a synthesizable implementation of a FIFO. The FIFO depth and FIFO width in bits can be modified by simply changing the value of two parameters, ``FWIDTH` and ``FDEPTH`. For this example, the FIFO depth is 4 and the FIFO width is 32 bits. The input/output ports of the FIFO are shown in Figure F-1.




Figure F-1 FIFO Input/Output Ports

Input ports

All ports with a suffix "N" are low asserted.

<i>Clk</i>	Clock signal
<i>RstN</i>	Reset signal
<i>Data_In</i>	32-bit data into the FIFO
<i>FInN</i>	Write into FIFO Signal
<i>FClrN</i>	Clear Signal to FIFO
<i>FOutN</i>	Read from FIFO Signal

Output ports

<i>F_Data</i>	32-bit output data from FIFO
<i>F_FullN</i>	Signal indicating that FIFO is full
<i>F_EmptyN</i>	Signal indicating that FIFO is empty
<i>F_LastN</i>	Signal indicating that FIFO has space for one data value
<i>F_SLastN</i>	Signal indicating that FIFO has space for two data values
<i>F_FirstN</i>	Signal indicating that there is only one data value in FIFO

The Verilog HDL code for the FIFO implementation is shown in Example F-1.

Example F-1 Synthesizable FIFO Model

```
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// FileName: "Fifo.v"
// Author : Venkata Ramana Kalapatapu
// Company : Sand Microelectronics Inc.,
// Profile : Sand develops Simulation Models, Synthesizable Cores and
//           Performance Analysis Tools for Processors, buses and
//           memory products. Sand's products include models for
//           industry-standard components and custom-developed models
//           for specific simulation environments.
//
//           For more information on Sand, contact us at
//           (408)-441-7138 by telephone, (408)-441-7538 by fax, or
//           email your specific needs to sales@sandmicro.com
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

`define FWIDTH      32           // Width of the FIFO.
`define FDEPTH      4           // Depth of the FIFO.
```

Example F-1

Synthesizable FIFO Model (Continued)

```

`define FCWIDTH    2           // Counter Width of the FIFO 2 to power
                               // FCWIDTH = FDEPTH.

module FIFO(  Clk,
              RstN,
              Data_In,
              FClrN,
              FInN,
              FOutN,

              F_Data,
              F_FullN,
              F_LastN,
              F_SLastN,
              F_FirstN,
              F_EmptyN
            );

input        Clk;           // CLK signal.
input        RstN;         // Low Asserted Reset signal.
input [(`FCWIDTH-1):0]    Data_In; // Data into FIFO.
input        FInN;         // Write into FIFO Signal.
input        FClrN;        // Clear signal to FIFO.
input        FOutN;        // Read from FIFO signal.

output [(`FCWIDTH-1):0]   F_Data; // FIFO data out.
output        F_FullN;     // FIFO full indicating signal.
output        F_EmptyN;    // FIFO empty indicating signal.
output        F_LastN;     // FIFO Last but one signal.
output        F_SLastN;    // FIFO SLast but one signal.
output        F_FirstN;    // Signal indicating only one
                               // word in FIFO.

reg          F_FullN;
reg          F_EmptyN;
reg          F_LastN;
reg          F_SLastN;
reg          F_FirstN;

reg [(`FCWIDTH:0)         fcounter; //counter indicates num of data in FIFO
reg [(`FCWIDTH-1):0]     rd_ptr;    // Current read pointer.

```

Example F-1 *Synthesizable FIFO Model (Continued)*

```

reg      [(`FCWIDTH-1):0]   wr_ptr;      // Current write pointer.
wire     [(`FWIDTH-1):0]    FIFODataOut; // Data out from FIFO MemBlk
wire     [(`FWIDTH-1):0]    FIFODataIn;  // Data into FIFO MemBlk

wire     ReadN  = FOutN;
wire     WriteN = FinN;

assign F_Data      = FIFODataOut;
assign FIFODataIn = Data_In;

FIFO_MEM_BLK memblk(.clk(Clk),
                   .writeN(WriteN),
                   .rd_addr(rd_ptr),
                   .wr_addr(wr_ptr),
                   .data_in(FIFODataIn),
                   .data_out(FIFODataOut)
                   );

// Control circuitry for FIFO. If reset or clr signal is asserted,
// all the counters are set to 0. If write only the write counter
// is incremented else if read only read counter is incremented
// else if both, read and write counters are incremented.
// fcounter indicates the num of items in the FIFO. Write only
// increments the fcounter, read only decrements the counter, and
// read && write doesn't change the counter value.
always @(posedge Clk or negedge RstN)
begin
    if(!RstN) begin
        fcounter    <= 0;
        rd_ptr      <= 0;
        wr_ptr      <= 0;
    end
    else begin
        if(~FClrN ) begin
            fcounter    <= 0;
            rd_ptr      <= 0;
            wr_ptr      <= 0;
        end
    end
end

```

Example F-1

Synthesizable FIFO Model (Continued)

```
    else begin

        if(~WriteN)
            wr_ptr <= wr_ptr + 1;

        if(~ReadN)
            rd_ptr <= rd_ptr + 1;

        if(~WriteN && ReadN && F_FullN)
            fcounter <= fcounter + 1;

        else if(WriteN && ~ReadN && F_EmptyN)
            fcounter <= fcounter - 1;

    end
end
end

// All the FIFO status signals depends on the value of fcounter.
// If the fcounter is equal to afdepth, indicates FIFO is full.
// If the fcounter is equal to zero, indicates the FIFO is empty.

// F_EmptyN signal indicates FIFO Empty Status. By default it is
// asserted, indicating the FIFO is empty. After the First Data is
// put into the FIFO the signal is deasserted.
always @(posedge Clk or negedge RstN)
begin

    if(!RstN)
        F_EmptyN <= 1'b0;

    else begin
        if(FClrN==1'b1) begin

            if(F_EmptyN==1'b0 && WriteN==1'b0)

                F_EmptyN <= 1'b1;

            else if(F_FirstN==1'b0 && ReadN==1'b0 && WriteN==1'b1)
```

Example F-1 *Synthesizable FIFO Model (Continued)*

```

        F_EmptyN <= 1'b0;
    end
    else
        F_EmptyN <= 1'b0;
    end
end

// F_FirstN signal indicates that there is only one datum sitting
// in the FIFO. When the FIFO is empty and a write to FIFO occurs,
// this signal gets asserted.
always @(posedge Clk or negedge RstN)
begin

    if(!RstN)

        F_FirstN <= 1'b1;

    else begin
        if(FClrN==1'b1) begin

            if((F_EmptyN==1'b0 && WriteN==1'b0) ||
                (fcounter==2 && ReadN==1'b0 && WriteN==1'b1))

                F_FirstN <= 1'b0;

            else if (F_FirstN==1'b0 && (WriteN ^ ReadN))
                F_FirstN <= 1'b1;
        end
    else begin

        F_FirstN <= 1'b1;
    end
end
end

// F_SLastN indicates that there is space for only two data words
//in the FIFO.
always @(posedge Clk or negedge RstN)
begin

    if(!RstN)

```


Example F-1

Synthesizable FIFO Model (Continued)

```
F_SLastN <= 1'b1;

else begin

    if(FClrN==1'b1) begin

        if( (F_LastN==1'b0 && ReadN==1'b0 && WriteN==1'b1) ||
            (fcounter == (`FDEPTH-3) && WriteN==1'b0 && ReadN==1'b1))

            F_SLastN <= 1'b0;

        else if(F_SLastN==1'b0 && (ReadN ^ WriteN) )
            F_SLastN <= 1'b1;

    end
    else
        F_SLastN <= 1'b1;

end
end

// F_LastN indicates that there is one space for only one data
// word in the FIFO.
always @(posedge Clk or negedge RstN)
begin

    if(!RstN)

        F_LastN <= 1'b1;

    else begin
        if(FClrN==1'b1) begin

            if ((F_FullN==1'b0 && ReadN==1'b0) ||
                (fcounter == (`FDEPTH-2) && WriteN==1'b0 && ReadN==1'b1))

                F_LastN <= 1'b0;

            else if(F_LastN==1'b0 && (ReadN ^ WriteN) )
                F_LastN <= 1'b1;

        end
    end
end
else
```

Example F-1 *Synthesizable FIFO Model (Continued)*

```

        F_LastN <= 1'b1;
    end
end

// F_FullN indicates that the FIFO is full.
// always @(posedge Clk or negedge RstN)
begin

    if(!RstN)

        F_FullN <= 1'b1;

    else begin
        if(FClrN==1'b1) begin

            if (F_LastN==1'b0 && WriteN==1'b0 && ReadN==1'b1)

                F_FullN <= 1'b0;

            else if(F_FullN==1'b0 && ReadN==1'b0)

                F_FullN <= 1'b1;

        end
    else
        F_FullN <= 1'b1;

    end
end

endmodule

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//
//
//   Configurable memory block for fifo. The width of the mem
//   block is configured via FWIDTH. All the data into fifo is done
//   synchronous to block.
//
//   Author : Venkata Ramana Kalapatapu
//

```

Example F-1 Synthesizable FIFO Model (Continued)

```

////////////////////////////////////
module FIFO_MEM_BLK( clk,
                    writeN,
                    wr_addr,
                    rd_addr,
                    data_in,
                    data_out
                    );

input               clk;           // input clk.
input writeN;      // Write Signal to put data into fifo.
input [(`FCWIDTH-1):0] wr_addr;   // Write Address.
input [(`FCWIDTH-1):0] rd_addr;   // Read Address.
input [(`FWIDTH-1):0]  data_in;   // DataIn in to Memory Block

output [(`FWIDTH-1):0]  data_out; // Data Out from the Memory
                                // Block(FIFO)

wire [(`FWIDTH-1):0] data_out;

reg [(`FWIDTH-1):0] FIFO[0:(`FDEPTH-1)];

assign data_out = FIFO[rd_addr];

always @(posedge clk)
begin
    if(writeN==1'b0)
        FIFO[wr_addr] <= data_in;
end

endmodule

```

F.2 Behavioral DRAM Model

This example describes a behavioral implementation of a 256K × 16 DRAM. The DRAM has 256K 16-bit memory locations. The input/output ports of the DRAM are shown in Figure F-2.




Figure F-2 DRAM Input/Output Ports

Input ports

All ports with a suffix “N” are low asserted.

<i>MA</i>	10-bit memory address
<i>OE_N</i>	Output enable for reading data
<i>RAS_N</i>	Row address strobe for asserting row address
<i>CAS_N</i>	Column address strobe for asserting column address
<i>LWE_N</i>	Lower write enable to write lower 8 bits of DATA into memory
<i>UWE_N</i>	Upper write enable to write upper 8 bits of DATA into memory

Inout ports

<i>DATA</i>	16-bit data as input or output. Write input if <i>LWE_N</i> or <i>UWE_N</i> is asserted. Read output if <i>OE_N</i> is asserted.
-------------	--

The Verilog HDL code for the DRAM implementation is shown in Example F-2.

Example F-2 Behavioral DRAM Model

```

/////////////////////////////////////////////////////////////////
// FileName: "dram.v" - functional model of a 256K x 16 DRAM
// Author : Venkata Ramana Kalapatapu
// Company : Sand Microelectronics Inc.,
// Profile : Sand develops Simulation Models, Synthesizable Cores, and
//           Performance Analysis Tools for Processors, buses and
//           memory products. Sand's products include models for
//           industry-standard components and custom-developed
//           models for specific simulation environments.
//
//           For more information on Sand, contact us at
//           (408)-441-7138 by telephone, (408)-441-7538 by fax, or
//           email your specific needs to sales@sandmicro.com
/////////////////////////////////////////////////////////////////

module DRAM( DATA,
            MA,
            RAS_N,
            CAS_N,
            LWE_N,
            UWE_N,
            OE_N);

    inout [15:0] DATA;
    input [9:0] MA;
    input RAS_N;
    input CAS_N;
    input LWE_N;
    input UWE_N;
    input OE_N;

    reg [15:0] memblk [0:262143]; // Memory Block. 256K x 16.
    reg [9:0] rowadd; // RowAddress Upper 10 bits of MA.
    reg [7:0] coladd; // ColAddress Lower 8 bits of MA.
    reg [15:0] rd_data; // Read Data.
    reg [15:0] temp_reg;

    reg hidden_ref;
    reg last_lwe;
    reg last_uwe;
    reg cas_bef_ras_ref;
    reg end_cas_bef_ras_ref;

```

```

reg      last_cas;
reg      read;
reg      rrw;
reg      output_disable_check;
integer  page_mode;

assign #5 DATA=(OE_N===1'b0 && CAS_N===1'b0) ? rd_data : 16'bz;

parameter infile = "ini_file"; //Input file for preloading the Dram.

initial
begin
    $readmemh(infile, memblk);
end

always @(RAS_N)
begin
    if(RAS_N == 1'b0 ) begin
        if(CAS_N == 1'b1 ) begin
            rowadd = MA;
        end
        else
            hidden_ref = 1'b1;
    end
    else
        hidden_ref = 1'b0;
end

always @(CAS_N)
    #1 last_cas = CAS_N;

always @(CAS_N or LWE_N or UWE_N)
begin
    if(RAS_N===1'b0 && CAS_N===1'b0 ) begin

        if(last_cas==1'b1)
            coladd = MA[7:0];
    end
end

```

```
if(LWE_N!==(1'b0) && UWE_N!==(1'b0)) begin // Read Cycle.

    rd_data = memblk[{rowadd, coladd}];
    $display("READ : address = %b, Data = %b",
        {rowadd,coladd}, rd_data );
end
else if(LWE_N==(1'b0) && UWE_N==(1'b0)) begin
    // Write Cycle both bytes.
    memblk[{rowadd,coladd}] = DATA;
    $display("WRITE: address = %b, Data = %b",
        {rowadd,coladd}, DATA );
end
else if(LWE_N==(1'b0) && UWE_N==(1'b1)) begin
    // Lower Byte Write Cycle.

    temp_reg = memblk[{rowadd, coladd}];
    temp_reg[7:0] = DATA[7:0];
    memblk[{rowadd,coladd}] = temp_reg;
end
else if(LWE_N==(1'b1) && UWE_N==(1'b0)) begin
    // Upper Byte Write Cycle.

    temp_reg = memblk[{rowadd, coladd}];
    temp_reg[15:8] = DATA[15:8];
    memblk[{rowadd,coladd}] = temp_reg;
end
end
end

// Refresh.
always @(CAS_N or RAS_N)
begin

    if(CAS_N==(1'b0) && last_cas==(1'b1) && RAS_N==(1'b1)) begin
        cas_bef_ras_ref = 1'b1;
    end

    if(CAS_N==(1'b1) && RAS_N==(1'b1) && cas_bef_ras_ref==(1'b1)) begin
        end_cas_bef_ras_ref = 1'b1;
        cas_bef_ras_ref = 1'b0;
    end
end
```

Example F-2 Behavioral DRAM Model (Continued)

```
        if( (CAS_N==1'b0 && RAS_N==1'b0) && end_cas_bef_ras_ref==1'b1
    )
            end_cas_bef_ras_ref = 1'b0;

    end

endmodule
```


Bibliography



Manuals

- Open Verilog International, *Verilog HDL Language Reference Manual(LRM)*.
- Open Verilog International, *The Programming Language Interface (PLI) Manual*.
- Open Verilog International, *OVI Standard Delay File (SDF) Format Manual*.
- IEEE 1364 Standard, *Verilog Hardware Description Language Reference Manual (LRM)*.

Books

- E. Sternheim, Rajvir Singh, Rajeev Madhavan, Yatin Trivedi, *Digital Design and Synthesis with Verilog HDL*, Automata Publishing Company, CA, 1993. ISBN 0-9627488-2-X
- Donald Thomas, Phil Moorby, *The Verilog Hardware Description Language*, Kluwer Academic Publishers, MA, 1994. ISBN 0-7923-9523-9

Quick Reference Guides

- Rajeev Madhavan, *Verilog HDL Reference Guide*, Automata Publishing Company, CA, 1993. ISBN 0-9627488-4-6
- Stuart Sutherland, *Verilog HDL 2.0 Language Reference Guide*, Sutherland Consulting, CO, 1993.

Magazines

- Integrated System Design, Verecom Group, CA.





A

- Abstraction levels, 15-16
 - behavioral (algorithmic) level, 15
 - data flow level, 16
 - gate level, 16
 - switch level, 16
- Access routines, 259-68, 327-35
 - examples of, 261-68
 - get Module Port List, 262-64
 - Monitor Nets for Value Changes, 264-68
 - fetch routines, 261, 331-33
 - handle routines, 261, 327-29
 - mechanics of, 260-61
 - next routines, 261, 329-31
 - types of, 261
 - Value Change Link (VCL) routines, 261, 331
- Advanced net types, 322-25
 - supply0 and supply1, 324
 - tri0 and tri1, 324
 - tri, 322-23
 - triand, 324
 - trior, 324
 - trireg, 323
 - wand, 324-25
 - wor, 324-25
- Algorithmic level, 15
- always statement, 118
 - and logic synthesis, 285-86
- and* operator, 97, 98
- and/or gates, 62-64
- Arithmetic operators, 92, 93-94, 282

binary operators, 93-94

unary operators, 94

Arrays, 36

assign statements, 86-87, 169-71, 300

and logic synthesis, 283-84

Asymmetric sequence generator, 161-62

B

begin, 135, 140

Behavioral (algorithmic) level, 15

Behavioral blocks, 48

Behavioral modeling, 115-56

blocks, 140-45

named blocks, 143-45

nested blocks, 143

parallel blocks, 141-43

sequential blocks, 140-41

conditional statements, 130-31

examples, 145-53

4-bit ripple counter, 146-47

4-to-1 multiplexer, 145-46

traffic-signal controller,
147-53

loops, 135-40

forever loop, 139-40

for loop, 137

repeat loop, 138-39

while loop, 135-36

multiway branching, 131-35

procedural assignments, 119-24

blocking assignments, 119-20

nonblocking assignments, 120-
24



- structured procedures, 116-18
 - always statement, 118
 - initial statement, 116-17
- timing controls, 124-30
 - delay-based timing control, 124-27
 - event-based time control, 127-29
 - level-sensitive timing control, 129-30
- Behavioral statements, Verilog syntax, 353-55
- Behavioral synthesis tools, 6
- Bidirectional switches, 216-17
 - delay specification on, 220
- Binary operators, 28, 93-94
- Bitwise operators, 92, 97-98, 282
- Blocking assignments, 119-20
- Blocks, 140-45
 - named blocks, 143-45
 - disabling, 144-45
 - nested blocks, 143
 - parallel blocks, 141-43
 - sequential blocks, 140-41
- Bottom-up design, 11-12
 - combined with top-down design, 12-13
- buf/not gates, 64-67
 - gate instantiations of, 65
 - truth tables for, 65
- buf/notif gates, 66-67
 - gate instantiations of, 67
 - truth tables for, 67
- C**
- CAD tools, 6
 - and GIGO phenomenon, 6
- Capacitive state, trireg, 323
- Case equality operators, 96
- case statement, 132-34, 301
 - and logic synthesis, 285
- casex, 30, 134-35
- casez, 30, 134-35
- Cell characterization, 289
- clk* signal, 18-21
- CMOS flip-flop, 224-26
 - CMOS inverter, 225
 - Verilog description for, 226
- CMOS nor gate, 220-23
 - simulation output, 222
 - switch-level Verilog for, 221-22
 - testing, 222
- CMOS switches, 215-16
 - delay specification on, 219
- Coding styles, Verilog, 299-303
- Combinational UDPs, 231-38
 - definition, 231-32
 - 4-to-1 multiplexer example of, 235-38
 - simulation output, 237-38
 - stimulus for, 236-37
 - Verilog description of, 236
 - shorthand notation for don't cares, 234
 - state table entries, 232-33
- Comments, 28
- Compiled code simulators, 363-64
- Compiler directives, 42-43, 344
 - ``define` directive, 42
 - ``ifdef` directive, 43
 - ``include` directive, 43
 - ``timescale` directive, 43
- comp.lang.verilog*, 364
- Computer Aided Design (CAD), defined, 3
- Computer-aided logic synthesis tools, 277
- Concatenation operator, 93, 99, 282
- Concatenations, 86
- Conceptual internal data representation, 255-59
- Conditional compilation, 175-76
- Conditional execution, 176
- Conditional operator, 93, 100-101, 282
- Conditional path delays, specify blocks, 202-3



- Conditional statements, 130-31
- Connection rules:
 - ports, 53-55
 - illegal port connection, 54-55
 - inouts, 54
 - inputs, 53
 - outputs, 54
 - unconnected ports, 54
 - width matching, 54
- Continuous assignment, 86-87
 - examples of, 87
 - implicit, 87
- Cycle-based simulation, 364
- D**
- Data flow level, 16
- Data flow modeling, 85-114
 - continuous assignment, 86-87
 - delays, 88-90
 - implicit continuous assignment delay, 89
 - net declaration delay, 89-90
 - regular assignment delay, 88-89
 - examples, 102-11
 - 4-bit full adder, 104-6
 - 4-to-1 multiplexer, 102-4
 - ripple counter, 106-11
 - expressions, 90
 - operands, 91
 - operators, 91-102
- Dataflow statements, 48
- Data types, 31-38
 - arrays, 36
 - integer register data types, 34-35
 - memories, 36
 - nets, 32-33
 - parameters, 37
 - real register data types, 35
 - registers, 33
 - strings, 37-38
 - time register data types, 35
 - value set, 31-32
 - vector* register data type, 36
 - vectors, 34
- deassign, 169-71
- Decimal notation, 35
- Declarations:
 - port, 51-52
 - Verilog syntax, 349-51
- default statement, 302
- ``define` directive, 42
- defparam statement, 37, 172-73
- Delay back-annotation, 208-9
- Delay-based timing control, 124-27
 - intra-assignment delay control, 126
 - regular delay controls, 125
- Delay models, 194-97
- distributed delay, 194-95
- lumped delay, 195-96
- pin-to-pin delays, 196-97
- Delays, 88-90
 - implicit continuous assignment delay, 89
 - net declaration delay, 89-90
 - regular assignment delay, 88-89
- Delay specification, types of, 77
- Delay values, 77-79, 86
 - examples of, 78
 - max value, 78
 - min value, 77
 - typ value, 77
- Design constraints, 289-90
- Design constraint specifications, 306
- Design guidelines, user-defined primitives, 245-46
- Design partitioning, 303-6
 - horizontal partitioning, 303-4
 - parallelizing design structure, 305
 - vertical partitioning, 304
- disable, 144-45
- `$display`, 38-40, 186
 - task, 39-40
- Displaying hierarchy, 181
- Displaying information, 38-40



- Distributed delay, 194-95
- Driven state, `trireg`, 323
- `$dumpfile` and `$dumpvars` tasks, 185-86
- E**
- Edge-sensitive sequential UDPs, 240-42
- ``else` directive, 175
- `end`, 135, 140
- `endfunction`, 162
- ``endif` directive, 175-76
- `endmodule`, 48, 50, 58
- `endprimitive`, 230
- `endspecify`, 198
- `endtable`, 230
- `endtask`, 158
- Equality operators, 92, 96, 282
- Escaped identifiers, 31
- Event-based time control, 127-29
 - event OR control, 129
 - named event control, 128-29
 - regular event control, 128
- Event-driven simulation, 364
- Event OR control, 129
- Expressions, 90
 - Verilog syntax, 359-60
- F**
- Fall delays, 76
 - specify blocks, 203-4
- Fault simulation, 364
- Fetch routines, 261, 331-33
- File output, 179-81
 - closing files, 180-81
 - opening a file, 179
 - writing to files, 180
- `$finish`, 41-42
- `force`, 171-72
 - on nets, 172
 - on registers, 171
- `forever` loop, 139-40, 281
- `fork`, 141
- `for` loop, 137
 - and logic synthesis, 285
- Formal syntax definitions, 345-62
 - behavioral statements, 353-55
 - declarations, 349-51
 - expressions, 359-60
 - module instantiations, 352
 - primitive instances, 351-52
 - source text, 346-49
 - specify section, 355-58
- Formal verification, 8
 - 4-bit full adder, 104-6
 - with carry lookahead, 105-6
 - simulation output, 75
 - stimulus for, 74-75
 - using dataflow operators, 104-5
 - Verilog description of, 74
 - 4-bit ripple carry counter, 13-14
 - design hierarchy, 14
 - 4-bit ripple counter, 106-11
 - behavioral modeling, 146-47
 - stimulus module for, 110-11
 - Verilog code for, 108
 - 4-to-1 multiplexer, behavioral modeling, 145-46
 - 4-to-1 multiplexer, 102-4
 - using conditional operators, 103-4
 - using logic equations, 103
 - [ftp.cray.com:/pub/comp.lang.verilog](ftp://cray.com:/pub/comp.lang.verilog), 365
 - [ftp.netcom.com:/pub/el/eli](ftp://netcom.com:/pub/el/eli), 365
 - Full connection, specify blocks, 200-202
 - Functional verification, of gate-level-netlist, 296-99
- Functions, 48, 344
 - compared to tasks, 157-58
 - defined, 157
 - examples of, 163-65
 - left/right shifter, 165
 - parity calculation, 164
 - function declaration and invocation, 162-63
 - See also* System tasks



function statement, and logic synthesis, 286

G

Gate delays, 76-81

 delay example, 79-81

 delay specification, types of, 77

 delay values, 77-79

 max value, 78

 min value, 77

 typ value, 77

 fall delay, 76

 rise delay, 76

 turn-off delay, 76-77

Gate level, 16

Gate-level modeling, 61-84

 4-bit full adder, 72-75

 logic diagram for, 72

 simulation output, 75

 stimulus for, 74-75

 Verilog description of, 72-74

 gate delays, 76-81

 gate-level multiplexer, 68-71

 logic diagram for, 69

 simulation output, 71

 stimulus for, 70-71

 Verilog description of, 69-70

 gate types, 62-75

Gate-level multiplexer, 68-71

 simulation output, 71

 stimulus for, 70-71

 Verilog description of, 69-70

Gate-level netlist:

 functional verification of, 296-99

 timing verification of, 299

Gate types, 62-75

 and/or gates, 62-64

 buf/not gates, 64-67

 buf/notif gates, 66-67

GIGO phenomenon ("garbage in garbage out"), 6

Greater-than operator, 95

Greater-than-or-equal-to operator, 95-96

H

Handle routines, 261, 327-29

Hardware Description Languages, *See* HDLs

HDLs:

 designing, 6-7

 designing at RTL level, 8

 emergence of, 4

 importance of, 6-7

 trends in, 8-9

Hierarchical modeling concepts, 11-26

 design block, 20-21

 design methodologies, 11-13

 4-bit ripple carry counter, 13-14

 instances, 16-18

 modules, 14-16

 simulation components, 18-19

 stimulus block, 21-23

Hierarchical names, 57-58

 referencing, 57

Hierarchy, displaying, 181

\$hold checks, 207

Horizontal partitioning, 303-4

I

Identifiers, 30-31, 57

 escaped, 31

 `ifdef directive, 43, 175-76

if-else statement, 301

 and logic synthesis, 284-85

iii.net:/pub/pubsite/wellspring/, 365

Illegal module nesting, 17-18

Illegal port connection, example of., 54-55

Implicit continuous assignment, 87

Implicit continuous assignment delay, 89

`include directive, 43

Information, displaying, 38-40

Initializing memory from file, 183-84

initial statement, 116-17, 230, 281



Inout ports, 54
input, 230
Input ports, 53
Instances, 16-18
Instantiation, 16-18
 defined, 16
 of lower modules, 48
integer register data types, 34-35
Integrated chips (ICs), 3
Internal data representation, 255-59
Interpreted simulators, 363
Intra-assignment delay control, 126

J

join, 141

K

\$<keyword>, 38
Keywords, 30-31, 343

L

Left shift operator, 99
Less-than operator, 95-96
Less-than-or-equal-to operator, 95
Level-sensitive sequential UDPs, 239-40
Level-sensitive timing control, 129-30
Lexical conventions, 27-31
 comments, 28
 escaped identifiers, 31
 identifiers, 30-31
 keywords, 30-31
 number specification, 28-30
 operators, 28
 strings, 30
 white space, 27
Library cells, 289
Library routines, PLI, 259-72
Logical-and operator, 94
Logical equality operators, 96
Logical inequality operators, 96
Logical-not operator, 94
Logical operators, 92, 94-95, 282
Logical-or operator, 94

Logic optimization, 288
Logic synthesis, 275-318
 and always statement, 285-86
 and assign statement, 283-84
 automated, 278
 and case statement, 285
 computer-aided logic synthesis
 tools, 277-78
 defined, 275-78
 example of sequential circuit synthe-
 sis, 306-15
 circuit requirements, 306-7
 design constraints, 311
 design specification, 306
 finite state machine (FSM), 307-
 10
 logic synthesis, 311
 optimized gate-level netlist, 311-
 13
 technology library, 310-11
 verification, 314-15
 and for loops, 285
 and function statement, 286
 gate-level netlist:
 functional verification of,
 296-99
 timing verification of, 299
 and if-else statement, 284-85
 impact of, 278-80
 modeling tips, 299-306
 design constraint specifications,
 306
 design partitioning, 303-6
 Verilog coding styles, 299-303
RTL to gates, 287-96
 design constraints, 289-90
 example of, 291-93
 logic optimization, 288
 optimized gate-level descrip-
 tion, 290-91
 RTL description, 288
 technology library, 289



- technology mapping and optimization, 288
- translation, 288
- unoptimized intermediate representation, 288
- synthesis design flow, 287-96
- tools, 6
 - designer's mind as, 276
- Verilog HDL constructs for, 280-81
 - interpretation of, 283-86
- Verilog operators, 281-82
- Logic synthesis tools, 6
- Loops, 135-40
 - forever loop, 139-40
 - for loop, 137
 - repeat loop, 138-39
 - while loop, 135-36
- LSI (Large Scale Integration) chips, 3
- Lumped delay, 195-96
- M**
- max delays, specify blocks, 204
- max value, 78
- Memories, 36
- Memory, initializing from file, 183-84
- min delays, specify blocks, 204
- min value, 77
- Modeling techniques, 169-90
 - conditional compilation, 175-76
 - conditional execution, 176
 - overriding parameters, 172-74
 - defparam, 172-73
 - module_instance parameter values, 173-74
 - procedural continuous assignments, 169-72
 - assign, 169-71
 - deassign, 169-71
 - force, 171-72
 - release, 171-72
 - system tasks, 179-86
 - displaying hierarchy, 181
 - file output, 179-81
 - initializing memory from file, 183-84
 - random number generation, 182-83
 - strobing, 182
 - value change dump file, 185-86
 - time scales, 177-78
- Modify routines, 261, 335
- module, 48, 58
- Module_instance parameter values, 173-74
- Module instantiations, Verilog syntax, 352
- Module name, 48
- Modules, 14-16, 47-50
 - abstraction levels, 15-16
 - behavioral (algorithmic) level, 15
 - dataflow level, 16
 - gate level, 16
 - switch level, 16
 - components of, 48
 - nesting of, 17-18
 - root module, 57
- \$monitor, 40-41, 186
- Monitoring information, 40-41
- MOS switches, 214-15
 - delay specification on, 219
- MSI (Medium Scale Integration) chips, 3
- Multiway branching, 131-35
 - case statement, 132-34
 - casex, 134-35
 - casez, 134-35
- N**
- Name, connecting ports by, 56-57
- Named blocks, 143-45
 - disabling, 144-45
- Named event control, 128-29
- Native compiled code simulators, 364
- Negation operator, 97
- Negative numbers, 30, 94



Nested blocks, 143
Net declaration delay, 89-90
Nets, 32-33
Next routines, 261, 329-31
Nonblocking assignments, 120-24
 application of, 122-24
 processing of, 123-24
 read operation, 122
 write operations, 122
nor operator, 98
Number specification, 28-30
 negative numbers, 30
 question marks, 30
 sized numbers, 28-29
 underscore characters, 30
 unsized numbers, 29
 x or z values, 29

O

Object types, 255-56
Oblivious simulation, 364
Open Verilog International (OVI), 363
 simulators, types of, 363-64
Operands, 91
Operators, 28, 87, 91-102
 operator precedence, 101-2
 types of, 92-102
 arithmetic operators, 93-94
 bitwise operators, 97-98
 concatenation operator, 99
 conditional operator, 100-101
 equality operators, 96
 logical operators, 94-95
 reduction operators, 98
 relational operators, 95-96
 replication operator, 100
 shift operators, 99
 table, 92-93
Optimized gate-level description, 290-91
Optimized internal representation, 288
Ordered lists, connecting ports by, 55-56
or operator, 97, 98

output, 230
Output ports, 54
Overriding parameters, 172-74
 defparam, 172-73
 module_instance parameter values,
 173-74

P

Parallel blocks, 141-43
Parallel connection, specify blocks, 199-200
Parameters, 37
Path delay modeling, 197-205
 specify blocks, 198-205
 conditional path delays, 202-3
 fall delays, 203-4
 full connection, 200-202
 max delays, 204
 min delays, 204
 parallel connection, 199-200
 rise delays, 203-4
 specparam statements, 201-2
 turn-off delays, 203-4
 typical delays, 204
 x transitions, 205
Path delays, 196-97
Pin-to-pin delays, 196-97
PLI, *See* Programming language interface (PLI)
PLI library routines, 259-72
 access routines, 259-68
 examples of, 261-68
 mechanics of, 260-61
 types of, 261
 utility routines, 268-72
Port declarations, 48
Port list, 48
Ports, 51-57
 connecting to external signals, 55-57
 by name, 56-57
 by ordered lists, 55-56
 connection rules, 53-55



illegal port connection, example
of, 54-55
inouts, 54
inputs, 53
outputs, 54
unconnected ports, 54
width matching, 54

declarations, 51-52
defined, 51
list of, 51-57

Postprocessing tools, 185
primitive, 230

Primitive instances, Verilog syntax, 351-52

Procedural assignments, 119-24
blocking assignments, 119-20
nonblocking assignments, 120-24
application of, 122-24

Procedural continuous assignments, 169-72

assign, 169-71
deassign, 169-71
force, 171-72
on nets, 172
on registers, 171
release, 171-72
on nets, 172
on registers, 171

Programming Language Interface (PLI), 8, 249-74

interface, 250
uses of, 251

internal data representation, 255-59

library routines, 251, 259-72
access routines, 259-68, 327-35
conventions, 327
utility access routines, 268-72, 334-35
utility (tf_) routines, 336-41

tasks:
general flow of, 255
invoking, 254

linking, 252-54
in VCS, 254
and Verilog simulation, 250-51
in Verilog-XL, 253
uses of, 251

Q

Q signal, 18, 21
Question marks, 30

R

\$random, 182-83
Random number generation, 182-83
\$readmemb and \$readmemh, 183-84
real register data types, 35
Reduction operators, 92, 98, 282
reg, 230
as general-purpose variable, 34
storing strings in, 37
Registers, 33
Register transfer level (RTL), 4, 6, 16, 280
Regular assignment delay, 88-89
Regular delay controls, 125
Regular event control, 128
Relational operators, 92, 95-96, 282
release, 171-72
on nets, 172
on registers, 171
repeat loop, 138-39
Replication operator, 93, 100
reset signal, 18-21
Resistive switches, 218-19
Right shift operator, 99
Ripple carry counter, *See* Four-bit ripple carry counter, 20
Rise delays, 76
specify blocks, 203-4
Root module, 57
RTL, *See* Register transfer level (RTL)
RTL to gates:
design constraints, 289-90
example of, 291-93



- design constraints, 293
- design specification, 291
- final, optimized gate-level description, 293-96
- IC fabrication, 296
- logic synthesis, 293
- RTL description, 291-92
- technology library, 292
- optimized gate-level description, 290-91
- technology library, 289

S

- Scientific notation, 35
- Sensitivity list, 129
- Sequential blocks, 140-41
- Sequential UDPs, 238-43
 - compared to combinational UDPs, 238
 - edge-sensitive, 240-42
 - example of, 242-43
 - level-sensitive, 239-40
- \$setup checks, 206-7
- Shift operators, 93, 99, 282
- Shorthand symbols, for user-defined primitives, 244-45
- Simulation components, 18-19
- Simulation seconds, 35
- Simulation time, 35
- Sized numbers, 28-29
- Source text, Verilog syntax, 346-49
- Special characters, 38, 40
- specify, 198
- Specify blocks, 198-205
 - conditional path delays, 202-3
 - delay specification on, 220
 - fall delays, 203-4
 - full connection, 200-202
 - max delays, 204
 - min delays, 204
 - parallel connection, 199-200
 - rise delays, 203-4
 - specparam statements, 201-2
 - turn-off delays, 203-4
 - typical delays, 204
 - x transitions, 205
- Specify section, Verilog syntax, 355-58
- specparam statements, 201-2
- SR latch, 48
 - components of, 49-50
 - example of, 48-50
- SSI (Small Scale Integration) chips, 3
- Standard cell library, 275-76, 289
- Standard Delay Format (SDF), 209
- State Dependent Path Delays (SDPD), 210
- State table entries, combinational UDPs, 232-33
- Static timing verification, 193, 299
- Stimulus block, 21-23
- \$stop, 41-42
- Strength levels, 32, 321
- Strength modeling:
 - advanced net types, 322-25
 - supply0 and supply1, 324
 - tri0 and tri1, 324
 - tri, 322-23
 - triand, 324
 - trior, 324
 - triereg, 323
 - wand, 324-25
 - wor, 324-25
 - signal contention, 322
 - strength levels, 321
- Strings, 30, 37-38
 - format specifications, 39
- \$strobe, 182
- Strobing, 182
- supply0 and supply1, 324
- supply1 and supply0, 217-18
- Switch level, 16
- Switch-level modeling, 61, 213-28
 - bidirectional switches, 216-17
 - CMOS switches, 215-16



- delay specification on switches, 219-20
 - bidirectional switches, 220
 - MOS/CMOS switches, 219
 - specify blocks, 220
 - elements of, 213-20
 - examples of, 220-26
 - CMOS flip-flop, 224-26
 - CMOS nor gate, 220-23
 - 2-to-1 multiplexer, 223-24
 - MOS switches, 214-15
 - power and ground, 217-18
 - resistive switches, 218-19
 - Synthesis design flow, 287-96
 - System tasks, 38-42, 179-86, 344
 - displaying hierarchy, 181
 - displaying information, 38-40
 - file output, 179-81
 - initializing memory from file, 183-84
 - monitoring information, 40-41
 - random number generation, 182-83
 - stopping/finishing in a simulation, 41-42
 - strobing, 182
 - value change dump file, 185-86
 - See also* Functions
- T**
- table, 230
 - Target technology, 288
 - task, 158
 - Tasks, 48, 157-68
 - compared to functions, 157-58
 - endtask, 158
 - examples of, 160-62
 - asymmetric sequence generator, 161-62
 - input and output arguments, 160-61
 - task, 158
 - task declaration and invocation, 159
 - Technology-dependent optimization, 288
 - Technology-independent design, 279
 - Technology library, 276, 289
 - Technology mapping, 288
 - Technology optimization, 288
 - Terminals, *See* Ports
 - Ternary operators, 28
 - Test bench, 18
 - time register data types, 35
 - `timescale directive, 43
 - Time scales, 177-78
 - Timing checks, 205-8
 - \$hold checks, 207
 - \$setup checks, 206-7
 - \$width check, 207-8
 - Timing controls, 124-30
 - delay-based timing control, 124-27
 - intra-assignment delay control, 126
 - regular delay controls, 125
 - zero delay control, 127
 - event-based time control, 127-29
 - event OR control, 129
 - named event control, 128-29
 - regular event control, 128
 - level-sensitive timing control, 129-30
 - Timing simulation, 193
 - Timing verification, of gate-level netlist, 299
 - Top-down design, 11-12
 - combined with bottom-up design, 12-13
 - Traffic-signal controller:
 - behavioral modeling, 147-53
 - specification, 147-48
 - stimulus, 151-53
 - Verilog description, 149-51
 - tri0 and tri1, 324
 - tri, 322-23
 - triand, 324
 - trior, 324



trireg, 323
Turn-off delay, 76-77
Turn-off delays, specify blocks, 203-4
2-to-1 multiplexer, 223-24
 defined, 223
 Verilog description for, 223-24
Typical delays, specify blocks, 204
Typical design flow, 5-6
typ value, 77

U

Unary operators, 28, 94
Unconnected ports, 54
Underscore characters, 30
Unsize numbers, 29
User-defined C routines, 251
User-defined primitives, 229-48
 basics of, 229-31
 combinational, 231-38
 definition, 231-32
 example of, 235-38
 shorthand notation for don't
 cares, 234
 state table entries, 232-33
 definitions:
 parts of, 230-31
 rules for, 231
 design guidelines, 245-46
 instantiating, 234-35
 sequential, 238-43
 compared to combinational
 UDPs, 238
 edge-sensitive, 240-42
 example of, 242-43
 level-sensitive, 239-40
 shorthand symbols, 244-45
Utility access routines, 261, 268-72, 334-35
 example of, 269-72
 mechanics of, 268
 modify routines, 261, 335
 types of, 268-69

Utility (tf_) routines, 336-41
 display messages, 340
 get argument list information, 336
 get calling task/function information, 336
 get parameter values, 337
 housekeeping tasks, 341
 long arithmetic, 339-40
 miscellaneous utility routines, 340-41
 monitor parameter value changes, 338
 put parameter value, 337
 synchronize tasks, 338-39

V

Value change dump (VCD) file, 185-86
Value Change Link (VCL) routines, 261, 331
Value set, 31-32
Variable declarations, 48
vector register data type, 36
Vectors, 34
Verification:
 formal, 8
 functional, 296-99
 static timing, 193
 timing, 299
Verilog coding styles, 299-303
 defining if-else or case statements explicitly, 302
 instantiating multiplexers vs. if-else or case statements, 401
 meaningful names, using forsigs-
 nals/variables, 299
 mixing positive and negative edge-
 triggered flip-flops, avoiding, 300
 and multiple assignments to the
 same variable, 302
 using arithmetic operators vs. design
 building blocks, 301



- using base building blocks vs continuous assign statements, 300-301
 - using parentheses to optimize logic structure, 301
 - Verilog HDL, 4
 - compiler directives, 42-43
 - data types, 31-38
 - arrays, 36
 - integer register data types, 34-35
 - memories, 36
 - nets, 32-33
 - parameters, 37
 - real register data types, 35
 - registers, 33
 - strings, 37-38
 - time register data types, 35
 - value set, 31-32
 - vector* register data type, 36
 - vectors, 34
 - defined, 7
 - delay back-annotation, 208-9
 - delay models, 194-97
 - distributed delay, 194-95
 - lumped delay, 195-96
 - pin-to-pin delays, 196-97
 - examples of, 367-80
 - behavioral DRAM model, 376-80
 - synthesizable FIFO model, 367-75
 - FTP site, 365
 - hierarchical modeling concepts, 11-26
 - hierarchical names, 57-58
 - lexical conventions, 27-31
 - comments, 28
 - escaped identifiers, 31
 - identifiers, 30-31
 - keywords, 30-31
 - number specification, 28-30
 - operators, 28
 - strings, 30
 - white space, 27
 - logic synthesis with, 275-318
 - modeling techniques, 169-90
 - newsgroup, 364
 - Open Verilog International (OVI), 363
 - origin of, 363
 - path delay modeling, 197-205
 - specify blocks, 198-205
 - popularity of, 7-8
 - simulators, 365
 - system tasks, 38-42
 - displaying information, 38-40
 - monitoring information, 40-41
 - stopping/finishing in a simulation, 41-42
 - tasks and functions, 157-68
 - user-defined primitives, 229-48
 - Verilog-related Mosaic sites, 365
 - Veriwell simulator, 365
 - Vertical partitioning, 304
 - VHDL, 4
 - Viper simulator, 365
 - VLSI (Very Large Scale Integration) technology, 3-4
 - typical design flow, 5-6
- W**
- wait, 129, 153
 - wand, 324-25
 - while loop, 135-36, 281
 - compared to for loop, 137
 - White space, 27
 - \$width check, 207-8
 - Width matching, ports, 54
 - wire, 33, 323
 - wor, 324-25
 - World Wide Web (WWW), Verilog-related Mosaic sites, 365
- X**
- xnor* operator, 97, 98



xor operator, 97, 98
x transitions, handling, 205
x value, 29

Z

Zero delay control, 127
z value, 29