3 Synthesizing Hardware from a State Diagram

3.1 INTRODUCTION TO FINITE-STATE MACHINE SYNTHESIS

At this point, the main requirements to design an FSM have been covered. However, the ideas discussed need to be practised and applied to a range of problems. This will follow in later chapters of the book and provide ways of solving particular problems.

In the development of a practical FSM there is a need to be able to convert the state diagram description into a real circuit that can be programmed into a PLD, FPGA, or other application-specific integrated circuit (ASIC). As it turns out, this stage is very deterministic and mechanized.

FSM synthesis can be performed at a number of levels. Develop an FSM using flip-flops, which can be:

- D-type flip-flops;
- T-type flip-flops;
- JK-type flip-flops.

Use a high-level HDL such as VHDL. This can be used to enter the state diagram directly into the computer. The HDL can then be used to produce a design based upon any of the above flip-flop types using one of a number of technologies.

It is also possible to take the state diagram and convert it into a C program and, hence, produce a solution suitable for implementation using a micro-controller.

By using the direct synthesis approach, or an HDL, the final design can be implemented using:

- discrete transistor-transistor logic (TTL) or complementary metal oxide-semiconductor (CMOS) components (direct synthesis);
- PLDs;
- FPGAs;
- ASICs;
- a very large-scale integration chip.

© 2008 John Wiley & Sons, Ltd. ISBN: 978-0-470-06070-4

FSM-based Digital Design using Verilog HDL Peter Minns and Ian Elliott

Most technologies support D- and T-type flip-flops, and in practice these devices are used a lot in industrial designs; therefore, this book will look at the way in which T flip-flops and D flipflops can be used in a design. Note: JK flip-flops can also be used, but these are not covered in this book.

This chapter will look at the implementation of an FSM using *T*-type flip-flops and then move on to look at designs using *D*-type flip-flops.

Why T- and D-type flip-flops?

These are the most common types of flip-flop used today. The reason is that the T type can be easily implemented from a D type, and the D type requires only six gates (compared with the JK type, which requires about 10 gates). This means that D-type flip-flops occupy less chip area than JK types. Another reason is that the D-type flip-flop is more stable than the JK flip-flop.

D-type flip-flops are naturally able to reset, in that if the *D* input is at logic 0, then the flip-flop will naturally reset on the next clock input pulse (see later on in this chapter). This can be of great benefit in the design of FSMs.

Go to Frame 3.1 to find out how to use the *T* flip-flop.

3.2 LEARNING MATERIAL

Frame 3.1 The T-type flip-flop

A *T*-type flip-flop can be implemented with a standard *D*-type flip-flop, as illustrated in Figure 3.1.



As can be seen from the diagram, the T flip-flop is implemented by using a D flip-flop with an exclusive OR gate. The table under the flip-flop shows its characteristics.

In this table, Qn is the *present state* output of the flip-flop (prior to a clock pulse), whilst Qn + 1 is the *next state* output of the flip-flop (after the clock pulse). The table shows that the flip-flop will change state on each clock pulse provided that the *t* input is *high*. But if the *T* input is *low*, then the flip-flop will *not* change state.

Therefore, use the *t* input to control the flip-flop, since, whenever the flip-flop is to change state, simply set the *t* input high; otherwise it is held low. Go to Frame 3.2.

Frame 3.2 The T flip-flop example

Consider the simple single-pulse generator with memory example of Frame 1.13 reproduced in Figure 3.2.



Figure 3.2 State diagram for the single-pulse generator with memory.

Follow the state transitions for secondary state variable A and write down the state term wherever there is a 0-to-1 or a 1-to-0 transition in A. In the above state diagram there is a 0-to-1 transition in A between states s0 and s1, and a 1-to-0 transition between states s2 and s3. Therefore, write down

$$A \cdot T = \mathrm{s0} \cdot \mathrm{s} + \mathrm{s2}.$$

This equation defines the logic that will be connected to the *T* input of flip-flop *A*.

Whenever the FSM is in state s0, *and* input *s* is high, the *T* input of flip-flop *A* will be high. Whenever the *T* input is high, the flip-flop will toggle. Since in state s0 both flip-flops are reset, then in state s0, when *s* goes to logic 1, the next clock pulse will cause the flip-flop *A* to go from 0 to 1.

In state s1, the *T* input to flip-flop *A* will be at logic 0 since there is no term to hold this input high in these states. Therefore, in state s1 the flip-flop *A* will not toggle with the clock pulse. When the FSM reaches state s2, the *T* input will go high again and the next clock pulse will cause the flip-flop to toggle back to its reset state as intended. Note that in state s3 the *T* input to flip-flop *A* will be low again, so the flip-flop will *not* toggle on the next clock pulse in state s3.

Note that the equation for $A \cdot T$ uses the present state condition to set the *t* line high. This is necessary in order to make sure that the flip-flop will toggle on the next clock pulse. The logic being produced here, therefore, is that of the *next state decoder* of the FSM (see Frame 1.4).

Task Try producing the equation for the input logic for the *T* input on flip-flop *B*.

Then go to Frame 3.3 to see the solution.

Frame 3.3

The equation for the *T* input of flip-flop *B* is

$$B \cdot T = s1 + s3 \cdot /s.$$

Since in state s1 the $B \cdot T$ input needs to be logic 1, so that on the next clock pulse the flip-flop will change from a reset state to a set state. Note that there is no outside world input condition between states s1 and s2.

The second term s3 \cdot /s will cause the B flip-flop to toggle from its set state to its reset state in state s3 when the outside world input s = 0 on the next clock pulse.

In summary, look for the 0-to-1 or 1-to-0 transition in each flip-flop.

Task Now try the example in Figure 3.3 and also produce the output equations for this design, but with output L being high in s3 only if a new input R is logic 1.



Figure 3.3 State diagram example for implementation using *T* flip-flops.

Now turn to Frame 3.4.

The modified state diagram is shown in Figure 3.4.



Figure 3.4 State diagram example for implementation using *T* flip-flops.

The equations for $A \cdot T$ and $B \cdot T$ are

$$A \cdot T = s1 + s3 \cdot /x$$
$$B \cdot T = s0 \cdot x + s2.$$

The outside world outputs are

$$K = s1 = /A \cdot B$$
$$L = s3 \cdot R = A \cdot /B \cdot R.$$

The equation for L is a Mealy output in which the value of L can only be logic 1 in state s3, but only if input R is also logic 1. Refer to Frames 3.1-3.3 for the method if necessary.

Please now turn to Frame 3.5.

Frame 3.5

Task Attempt the following examples. Produce the flip-flop equations and output equations for each of the state diagrams indicated. If you are not too sure, reread Frames 3.1–3.4 before starting to do the problems.

State diagram in Frame 1.19, Figure 1.22, using the following secondary state variables:

	ABC
s0	000
s1	100
s2	110
s3	011
s4	001

State diagram in Frame 2.3, Figure 2.4, using the following secondary state variables:

	AB
s0	00
s1	10
s2	11
s3	01

State diagram in Frame 2.12, Figure 2.13, using the following secondary state variables:

	ABC
s0	000
s1	100
s2	110
s3	111
s4	011
s5	001

State diagram in Frame 2.9, Figure 2.10, using the following secondary state variables:

	ABCD
s0	0000
s1	1000
s2	1100
s3	1110
s4	1111
s5	0111
s6	0011
s7	1011
s8	1001
s9	0001

See Frame 3.6 for the solution to these problems.

The answers to the problems in Frame 3.5 are as follows. For the state diagram of Frame 1.19, Figure 1.22:

	ABC	Answer
s0	000	$A \cdot T = s0 \cdot s + s2 = /A/B/C \cdot s + AB/C$
s1	100	$B \cdot T = s1 + s3 = A/B/C + /ABC$
s2	110	$C \cdot T = s2 + s4 \cdot /s = AB/C + /A/BC \cdot /s$
s3	011	
s4	001	$P = s1 + s3 \cdot x = A/B/C + /ABC \cdot x$

For the state diagram of Frame 2.3, Figure 2.4:

	AB	Answer
s0 s1	00	$A \cdot T = s0 \cdot st + s2 \cdot /t0 = /A/B \cdot st + AB \cdot /t0$ $B \cdot T = s1 + s3 \cdot /ct = A/B + /AB \cdot /ct$
s1 s2	11	$D \cdot I = 51 \pm 55 \cdot 751 = A/D \pm 7AD \cdot 751$
s3	01	P = s1 + s2 = A, TS (active-low) = $/s1 = /(A/B)$

For the state diagram of Frame 2.12, Figure 2.13:

_	ABC	Answer
s0 s1 s2 s3	000 100 110 111	$A \cdot T = s0 \cdot d + s3 = A B C \cdot d + ABC$ $B \cdot T = s1 \cdot d + s4 \cdot d = A B C \cdot d + ABC \cdot d$ $C \cdot T = s2 \cdot d + s4 \cdot d = AB C \cdot d + ABC \cdot d$
s4	011	P = s3 = ABC

For the state diagram of Frame 2.9, Figure 2.10:

	ABCD	Answer
s0 s1 s2 s3 s4 s5	0000 1000 1100 1110 1111 0111	$A \cdot T = s0 \cdot int + s4 + s6 + s8 \cdot f$ = $/A/B/C/D \cdot int + ABCD + /A/BCD + A/B/CD \cdot f$ $B \cdot T = s1 + s5 = A/B/C/D + /ABCD$ $C \cdot T = s2 \cdot eoc + s7 = AB/C/D \cdot eoc + A/BCD$
s6 s7 s8 s9	0011 1011 1001 0001	$D \cdot T = s3 \cdot /eoc + s8 \cdot /f + s9 / \cdot int$ = $ABC/D \cdot /eoc + A/B/CD \cdot /f + /A/B/CD \cdot /int$ RC = $/s0 = /(/A/B/C/D)$ active-low output S/H = $s1 + s2 = A/C/D$

SC = s2 = AB/C/D CS = /(s3 + s4 + s5) = /(ABC + BCD) active-low output W = /s4 = /(ABCD) active-low output CC = s7 = A/BCD

If you are having difficulty in seeing how the active-low output equations are obtained, skip forward to Frame 3.25 (and Frame 3.26) for an explanation, then return to this frame.

Task Finally, try producing the equations for the state diagram of Frame 2.14, Figure 2.16; it has already been assigned secondary state variables. The answer is in Frame 3.7.

Frame 3.7

The answers for the state diagram of Frame 2.14, Figure 2.16 are

$$A \cdot T = s0 \cdot d + s1 \cdot d + s2 \cdot /d + s3 + s7$$

$$= /A/B/C \cdot d + A/B/C \cdot d + AB/C \cdot /d + ABC + A/BC$$

$$= /B/C \cdot d + AB \cdot /d + AC$$

$$B \cdot T = s1 \cdot /d + s2 \cdot /d + s3 \cdot d + s4 + s6$$

$$= A/C \cdot /d + BC \cdot d + /AB$$

$$C \cdot T = s2 \cdot d + s3 \cdot d + s4 \cdot d + s5 + s7$$

$$= AB \cdot d + BC \cdot d + /BC$$

$$Z = s5$$

$$= /A/BC.$$

The complete cycle of designing an FSM and synthesizing it using *T*-type flip-flops has been completed.

T-type flip-flops, as has already been seen in Frame 3.1, can be implemented from a basic *D*-type flip-flop, using an exclusive OR gate. Some PLDs support both the *D*- and *T*-type flip-flops, so FSM designs can be implemented using these PLDs.

Some PLD devices can be programmed to be either *D*-type or *T*-type flip-flops. However, most PLD devices support *D*-type flip-flops, particularly the cheaper PLD devices, such as the 22v10. Therefore, it is worthwhile considering how *D*-type flip-flops can be used to synthesize FSMs.

As it turns out, using *D*-type flip-flops to synthesize FSMs requires a little thought, so some time will be spent looking at the techniques required in order to make use of *D*-type flip-flops in the design of FSMs. This will be time well spent, since it opens up a large number of potential devices that can be used to design FSMs.

Turn to Frame 3.8.

Frame 3.8 Synthesizing FSMs using D-type flip-flops: the D-type flip-flop equations

Consider the basic *D* flip-flop device shown in Figure 3.5.



Figure 3.5 Diagram and characteristics of a *D* flip-flop.

The *D*-type flip-flop has a single data input *D* (apart from the clock input).

- The data line must be asserted high before the clock pulse, for the *Q* output to be clocked high by the 0-to-1 transition of the clock.
- For the *Q* output to remain high, the *D* input must be held high so that subsequent clock pulses will clock the 1 on the *D* input into the *Q* output.

These two bullet points are very important and should be remembered when using *D*-type flip-flops.

Consider the waveforms shown in Figure 3.6 applied to a *D* flip-flop.



Task Complete the timing diagram for the output *Q*.

Hint: study the content of this frame and the steering table.

Go to Frame 3.9 after completing the diagram.

Frame 3.9

The completed timing diagram is illustrated in Figure 3.7.



of the clock, so not seen by the D flip-flop.



The trick here is to look at the value of the D line whenever the clock input makes a transition from 0 to 1; whatever the D line logic level is, the Q output level becomes.

This is because the *D*-type flip-flop sets its Q output to whatever the *D* input logic level is at the time of the clock 0-to-1 transition.

In the timing waveform, the D input is held high over two clock periods. This means that the Q output will also be held high over the same two clock periods.

Note the point on the timing waveform when the D input makes a transition to logic 1 for a brief period (between clock pulses). The flip-flop is unable to see this transition of the D input, so the flip-flop is unable to respond.

Note: the flip-flop can only update its Q output at the 0-to-1 transition of the clock input.

Go to Frame 3.10.

Frame 3.10

Having covered the basics of the D flip-flop, consider the state diagram in Figure 3.8. It is, of course, the single-pulse generator with memory FSM seen in Frame 1.13. This will be synthesized using D-type flip-flops.



Figure 3.8 State diagram for implementing using *D* flip-flops.

The equation for flip-flop A is

$$A \cdot D = s0 \cdot s + s1 = /A/B \cdot s + A \cdot /B = /B \cdot s + A \cdot /B$$
 (using Aux rule).

Note, the *D* line of flip-flop *A* needs to be set in state s0 and held set over state s1. Now consider the equation for flip-flop *B*:

 $B \cdot D = s1 + s2 + s3 \cdot s = A \cdot / B + A \cdot B + / A \cdot B \cdot s = A + / A \cdot B \cdot s = A + B \cdot s.$

The first term sets the D line high in state s1, whilst the second term holds the D line high over state s2. But what is happening in the third term?

In state s3 the *D* line needs to be held high if the input s is *not* logic 1, since when s = 0 the FSM should return to state s0 (by resetting flip-flop *B*). Therefore, whilst s = 1, the third term in the equation for $B \cdot D$ will be high. When s = 0, this term will become logic 0 and the *B* flip-flop will reset, causing the FSM to move to state s0.

Negate the input term (*s* in this case) with s3 to hold the *D* input of the flip-flop high.

Rule 1 Whenever there is a 1-to-0 transition with an input term present along a transitional line of the state diagram, then AND the state with the *negated* input.

Turn to Frame 3.11.

Frame 3.11

Now consider the state diagram shown in Figure 3.9.

This is just a modification of the single-pulse generator FSM which allows the FSM to produce multiple pulses if input k = 1 and m = 1, and multiple pulses every four clock cycles if k = 1 and m = 0.



Figure 3.9 State diagram with two-way branch.

The equation for the A flip-flop is

$$A \cdot D = \mathrm{s}0 \cdot s + \mathrm{s}1 + \mathrm{s}2 \cdot m$$

The first term is to set the $A \cdot D$ input high for the next clock pulse to set the flip-flop and cause the FSM to move into state s1.

The second term is to hold the flip-flop set between states s1 and s2. Note that the input term along the transitional line between state s1 and s2(k) is not present in the second term. This is because it is not needed. The flip-flop is to remain set regardless of the state of the input k.

Rule 2 A term denoting a transition between two states where the flip-flop remains set does not need to include the input term.

The third term in the equation for $A \cdot D$ is a bit more complicated. This term is a holding term for the two-way branch state s2. In state s2, the transitional path between states s2 and s3 is a 1-to-0 transition. Therefore, apply Rule 1 (defined in Frame 3.10). The term is therefore s2 $\cdot m$. The other path, between states s2 and s1, is a 1-to-1 transition. *Note*: the term denoted by the s2 to s1 transition is not present in the equation for $A \cdot D$. This is because it is not required. The third rule is as follows.

Rule 3 A two-way branch in which one path is a 1-to-0 transition and the other a 1-to-1 transition will always produce a term involving the state and the 1-to-0 transition with the input along the 1-to-0 transitional line negated. *The 1-to-1 transitional path will be ignored*.

Go to Frame 3.12.

Frame 3.12

To see why these three rules apply, look at the state diagram of Frame 3.11 again, which is reproduced in Figure 3.10 for convenience.



Figure 3.10 State diagram with two-way branch.

Rule 1 Whenever there is a 1-to-0 transition with an input term present along a transitional line of the state diagram, the state is ANDed with the *negated* input.

A 1-to-0 transition with an input along the transitional line connecting the two states needs to be ANDed with the *negated* input condition along the transitional line in order to hold the flip-flop set until the input condition along the transitional line becomes true.

A 1-to-0 transition *without* an input along the transitional line connecting the two states *does not* need to be included in the equation, since the FSM will always be able to follow the transition and the flip-flop will always be able to reset.

Rule 2 A term denoting a transition between two states where the flip-flop remains set does not need to include the input term.

In the above state diagram the transition between state s1 and s2 for flip-flop A is s1 $\cdot k + s1$ \cdot /k , i.e. it does not matter what state the input k is since A is to remain 1 regardless of whether it is in state s1 or s2. Therefore, s1 $\cdot k + s1 \cdot /k = s1$ by Boolean logical adjacency rule.

Rule 3 A two-way branch in which one path is a 1-to-0 transition and the other a 1-to-1 transition will always produce a term involving the state and the 1-to-0 transition with the input along the 1-to-0 transitional line negated. The 1-to-1 transitional path will be ignored.

In the above state diagram the two-way branch involves a 1-to-0 transition and a 1-to-1 transition. In state s2, flip-flop A will remain set if m = 1 and must reset if m = 0. Go to Frame 3.13.

Frame 3.13

The diagram in Figure 3.11 illustrates all possible conditions for a two-way branch in a state diagram.



In particular, note the condition for flip-flop *A* in a two-way branch with both transitions being 1 to 0. The term $DA = sn \cdot (/p \cdot /q)$ implies that the negation of the input term along each transitional line is being used. Only if both p = 0 and q = 0 will the FSM remain in state *sn*. Study the diagram carefully and then go to Frame 3.14.



Task Complete the two sets of *D* flip-flop equations.

When these have been completed, go to Frame 3.15.

Frame 3.15

The answers to the two problems in Frame 3.14 are as follows:

- 1. $A \cdot D = sn \cdot p$ $B \cdot D = sn$
 - $C \cdot D = \mathrm{s}n \cdot /p.$
- 2. $A \cdot D = sn \cdot /p \cdot l$, since both p = 0 and l = 1 are needed to stay in sn
 - $B \cdot D = sn \cdot p$, since there is a 0-to-1 transition between sn and sn + 1 $C \cdot D$, no term required.

Refer to Frames 3.8–3.14 for the method if required. Now try the following problem.

Task The FSM illustrated in Figure 3.13, which is to be synthesized with *D*-type flip-flops, has two states with two-way branches. Produce the equations for the two *D* flip-flops, as well as the output equation for *X*.



Figure 3.13 An example with multiple two-way branches.

Go to Frame 3.16 after completing this example.

The solution to the problem in Frame 3.15 is

$$A \cdot D = s0 \cdot s + s1 \cdot q + s2 \cdot /sp.$$

Since $s0 \cdot s$ is a set term, $s1 \cdot q$ is the 1-to-0 transition between s1 and s0, and $s2 \cdot /sp$ is the 1-to-0 transition between s2 and s3:

$$B \cdot D = s1 \cdot q + s2 \cdot sp + s3.$$

Since $s1 \cdot q$ is the set term, $s2 \cdot sp$ is the 1-to-0 transition holding term between s2 and s1, and s3 is the holding term in state s3. Note that there is no way of leaving state s3. The output equation is X = s2, which makes the FSM a Moore FSM because the output is a function of the secondary state variables.

To provide a way out of s3, and to provide an initialization mechanism, it is wise to provide a reset input to *all* FSMs. In any case, one should *always* provide a means of initializing the FSM to a known state.

Resetting the flip-flops

If the flip-flops have asynchronous reset inputs (see Figure 3.14), then this is easily accomplished by a common connection to all reset inputs.



 $D = (B + C) \cdot \text{reset}$

Figure 3.14 Circuit diagrams showing asynchronous and synchronous resetting of a D flip-flop.

If the flip-flops do not have an asynchronous reset input (or any reset input), then a synchronous reset can be provided by ANDing a reset input to each D input. In the case of the synchronous input, the reset line (which is active-low) is normally held high; this enables the logic for each flip-flop D input. Lowering the reset line disables the AND gates and results in the D inputs also going low. The next clock pulse, therefore, will cause the flip-flops to reset. Note that the flip-flops will reset on the rising edge of the clock pulse for positive-edge-triggered flip-flops.

Go to Frame 3.17.

Task Try producing the *D* flip-flop equations and the output equations for each of the following state diagrams. If you are not too sure, then reread Frames 3.8 to 3.16 again before starting to do the problems.

State diagram in Frame 1.19, Figure 1.22, using the following secondary state variables:

	ABC
s0	000
s1	100
s2	110
s3	011
s4	001

State diagram in Frame 2.3, Figure 2.4, using the following secondary state variables:

	AB
s0	00
s1	10
s2	11
s3	01

State diagram in Frame 2.12, Figure 2.13, using the following secondary state variables:

	ABC
s0	000
s1	100
s2	110
s3	111
s4	011

State diagram in Frame 2.9, Figure 2.10, using the following secondary state variables:

	ABCD
s0	0000
s1	1000
s2	1100
s3	1110
s4	1111

s5	0111
s6	0011
s7	1011
s8	1001
s9	0001

See Frame 3.18 for the solution to these problems.

Frame 3.18

The solutions to the problems in Frame 3.17 are as follows.

State diagram in Frame 1.19, Figure 1.22:

 ABC
 Answer

 s0
 000
 $A \cdot D = s0 \cdot s + s1 = |A/B/C \cdot s + A/B/C = |B/C \cdot s + A/B/C$

 s1
 100
 $B \cdot D = s1 + s2 = A/C$

 s2
 110
 $C \cdot D = s2 + s3 + s4 \cdot s = AB/C + |ABC + |A/BC \cdot s = AB/C + |ABC + |ACs$

 s3
 011

 s4
 001
 $P = s1 + s3 \cdot x = A/B/C + |ABC \cdot x$ with x input

State diagram in Frame 2.3, Figure 2.4:

	AB	Answer
s0	00	$A \cdot D = \mathrm{s0} \cdot \mathrm{st} + \mathrm{s1} + \mathrm{s2} \cdot \mathrm{to} = /B \cdot \mathrm{st} + A/B + A \cdot \mathrm{to}$
s1	10	$B \cdot D = \mathrm{s1} + \mathrm{s2} + \mathrm{s3} \cdot \mathrm{st} = A + B \cdot \mathrm{st}$
s2	11	
s3	01	P = s1 + s2 = A
		TS = /s1 = /(A/B) active-low output

State diagram in Frame 2.12, Figure 2.13:

	ABC	Answer
s0	000	$A \cdot D = \mathrm{s0} \cdot d + \mathrm{s1} + \mathrm{s2}$
		$= A/B/C \cdot d + A/B/C + AB/C$
s1	100	$= /B/C \cdot d + A/B/C + AB/C$
		$= /B/C \cdot d + A \cdot /C$
\$2	110	$B \cdot D = \mathrm{s1} \cdot /d + \mathrm{s2} + \mathrm{s3} + \mathrm{s4} \cdot d$
-2	111	$-A/B/C \cdot /d + AB/C + ABC + /ABC \cdot d$
\$3	111	$= \frac{1}{D} \frac{1}{C} \frac{1}{u + D} \frac{1}{C} + \frac{1}{DC} \frac{1}{C} \frac{1}{U}$
		$= A/C \cdot /d + AB + BC \cdot d$

s4	011	$C \cdot D = s2 \cdot d + s3 + s4 \cdot d$ = $AB/C \cdot d + ABC + /ABC \cdot d$ = $AB \cdot d + ABC + BC \cdot d$			
		$P = s3 = A \cdot B \cdot C$			
State diagram in Frame 2.9, Figure 2.10:					
	ABCD	Answer			
s0	0000	$A \cdot D = s0 \cdot int + s1 + s2 + s3 + s6 + s7 + s8 \cdot /f$			
s1	1000	$= /B/C/D \cdot \operatorname{int} + A/C/D + AB/D + /BCD + A/BD \cdot /f$			
s2	1100				
s3	1110	$B \cdot D = s1 + s2 + s3 + s4$			
s4	1111	$= A \cdot / B / C / D + A / C / D \cdot E + ABC$			
		=A/C/D+ABCs			
s5	0111	$C \cdot D = s2 \cdot eoc + s3 + s4 + s5 + s6$			
s6	0011	$= AB/D \cdot eoc + ABC + BCD + /ACD$			
s7	1011	$D \cdot D = s3 \cdot /eoc + s4 + s5 + s6 + s7 + s8 \cdot f + s9 \cdot int$			
s8	1001	$= ABC \cdot /eoc + CD + A/BD \cdot f + /A/BD \cdot int$			
s9	0001				
07	0001	RC = /s0 = /(/A/B/C/D)			
		S/H = s1 + s2 = A/C/D			
		$SC = s2 = AB/C/D$ $CS = \sqrt{(2 + sA + s5)} = \sqrt{(ABC + BCD)}$			
		CS = /(S3 + S4 + S5) = /(ABC + BCD) W - /(S4 - /(ABCD))			
		CC = s7 = A/BCD			
	s4 e diag s0 s1 s2 s3 s4 s5 s6 s7 s8 s9	s4 011 e diagram in France a BCD s0 0000 s1 1000 s2 1100 s3 1110 s4 0111 s5 0111 s6 0011 s7 1011 s8 1001 s9 0001			

Note: active-low outputs are shown here with right-hand side negated.

TaskOnce these have been completed, try taking the single-pulse generator example of Frame3.10, Figure 3.8, and produce the D-type flip-flop equations and output equations.Finally, produce a circuit diagram for the FSM using D-type flip-flops with asynchronousreset inputs and other logic gates. When complete, go to Frame 3.19.

Frame 3.19

The complete design for the single-pulse generator with memory is given below;

The design equations

$$A \cdot D = s0 \cdot s + s1 = A/B + /B \cdot s$$

$$B \cdot D = s1 + s2 + s3 \cdot s = A + B \cdot s$$

$$P = s1 = A/B \text{ and } L = B.$$

The circuit diagram of Figure 3.15 shows the memory elements (flip-flops), input decoding logic ($A \cdot D$ and $B \cdot D$ logic), and output decoding logic (for the output *P*).





If flip-flops with asynchronous reset inputs are not available, then a synchronous reset can be used, ANDed with the $A \cdot D$ and $B \cdot D$ logic, as illustrated in Figure 3.16.



Figure 3.16 Circuit for the single-pulse generator with memory using a synchronous reset.

In this illustration, the reset line is connected to the AND logic of each D input. Note the addition of the extra AND gate to the input logic of $B \cdot D$ so that when reset $= 0, B \cdot D = 0$ also. Go to Frame 3.20.

So now, all aspects of designing FSMs have been covered: from initial specification, to construction of the state diagram, to synthesizing the circuit used to implement the FSM. A run through the complete design process will now be undertaken. Consider these steps for the single-pulse generator FSM.

The Specification

The block diagram showing inputs and outputs is first constructed (Figure 3.17). This would be supplemented with a written specification describing the required behaviour of the FSM.



Figure 3.17 Block diagram for the single-pulse generator with memory.

'The FSM is to produce a single pulse at its output P whenever the input s goes high. No other pulse should be produced at the output until s has gone low, then high again. In addition, an output L is to indicate that the P pulse has taken place, to be cancelled when s goes low. The L output can be disabled by asserting input x to logic 1.'

The next step is to produce the state diagram. This is not a trivial step, since it requires the use of a number of techniques developed during this programme of work. This is the skilled part of the development process.

Go to Frame 3.21.

Frame 3.21

The state diagram is shown in Figure 3.18.

Now assign secondary state variables to the state diagram in order to continue with the synthesis of the FSM. Then, develop the equations for the flip-flops next state decoder, and output logic.

The design equations

 $A \cdot D = (s0 \cdot s + s1) \cdot \text{reset} = (A/B + /B \cdot s) \cdot \text{reset}$ $B \cdot D = (s1 + s2 + s3 \cdot s) \cdot \text{reset} = (A + B \cdot s) \cdot \text{reset}$ P = s1 = A/B $L = s2 \cdot x + s3 \cdot x = B \cdot x.$

Finally, the circuit is produced from the equations (Figure 3.19). Note that output L is a Mealy output because it used the input x.



Figure 3.18 State diagram for the single-pulse generator with memory.

The design can then be simulated to ensure that it is functioning according to the original specification.

Simulation

Note here that the output *L* is conditional upon input *x*, so that it can only be logic 1 in states s2 and s3, and then only if input *x* is logic 1 also. This is illustrated in the waveforms in Figure 3.20.



Figure 3.19 Circuit diagram of the single-pulse generator with memory.



Go to Frame 3.22.

Frame 3.22

In some cases there is a need to use three-way (or more) branches. This has been avoided up until now, but the rules can be used to resolve all pathways. However, *each path must be mutually exclusive*.

Consider the diagram in Figure 3.21.



Here, the input $A \cdot d$ for flip-flop A has 0-to-1 transition in all three paths. To meet the requirements for the D flip-flop, all leaving terms (x, y, and z) need to be logically ORed to provide a transition when any input becomes active.

In the case of $B \cdot d$ there are three 1-to-0 transition paths; this can be dealt with by using the 1-to-0 negation rule for all three paths, as shown.

In the case of $C \cdot d$ there are two 1-to-0 transitions and one 1-to-1 transition. In this case the 1-to-0 negate rule is applied to the two 1-to-0 transition paths, both ANDed because they both have to be true to keep the FSM in s0. The 1-to-1 transition is, as usual, ignored.

Go to Frame 3.23.

Frame 3.23





When completed, go to Frame 3.24.

The three equations are illustrated in Figure 3.23.



In the equation for $B \cdot D$, the term s $0 \cdot /y$ is keeping the FSM in state s0. In the equation for $C \cdot D$, the term s $0 \cdot z$ will hold the FSM in state s0 until z = 1. So the rules for D flip-flops developed earlier still apply.

Go to Frame 3.25.

Frame 3.25 Recap on how to deal with multistate Moore active-low outputs

In some state diagram designs there is a need to write an output equation in its 'activelow' form rather than in its 'active-high' form. This is particularly true when controlling memory devices, where the chip select line from the FSM to the memory device is often active-low. If this signal was dealt with as an active-high signal, then all states where the chip select line was not active would have to be written into the equation for chip select (CS).

The illustration in Figure 3.24 shows a typical example.



Figure 3.24 Dealing with active-low inputs.

In this example, CS is logic 0 (active) in states s4, s5 and s6, but high again in state s7.

The three states s4, s5 and s6 are all ORed and the whole OR expression inverted (NOR). This can, if preferred, be written either in the NOR form, or, by applying De Morgan's rule in the form of an AND gate with all inputs inverted. Go to Frame 3.26.

Now consider the situation when an output is to be active-low, but only in a particular state, and then only if a particular input is at a certain logic level (Mealy active-low output). How can this be represented in a state diagram? Figure 3.25 illustrates how.



Figure 3.25 Dealing with active-low outputs.

In state s5, the output W is represented by

$$W = X$$
.

This implies that, in state s5, W is to be logic 0, but only in state s5, and only if input x is logic 0. When the equation for W is written, it also needs to contain the state s5 as

$$W = /(\mathrm{s5} \cdot /x).$$

Note the whole of the right-hand side of the equation is inverted to provide the active-low output.

In a similar manner, in state s6 the output R is represented as

/R = x,

indicating that, in state s6, output R is to be logic 0, but only if input x is logic 1. The equation is written as

$$R = /(\mathbf{s6} \cdot \mathbf{x}).$$

Here, as with the W signal, the whole right-hand side of the equation is also inverted.

3.3 SUMMARY

This chapter has looked at the method of synthesizing a logic circuit from the state diagram. Methods have been developed to make this process simple and effective for implementation using both *T*-type flip-flops and *D*-type flip-flops. These methods are used in the development of further examples in Chapter 4.

At this point, the main techniques to be used in the development of synchronous design of FSMs have been completed and the rest of the book follows a more traditional format.

There is one more method to be considered in synchronous design, namely that of the 'One Hot' technique, which will be dealt with in Chapter 5.