





## **Engineers' Guide to FPGA & PLD Solutions**

## Driver Assistance Systems with the Power of FPGAs

Scaling 100G Wired Applications with Heterogeneous 3D FPGAs

From Visual Studio to FPGA Hardware

#### Featured Product

Annual Industry Guide Hardware and software for FPGA system and application engineers

## **EECatalog www.eecatalog.com/fpga**









**SYNOPSYS** 







The Xilinx Zynq-7000 All Programmable SoC provides a complete embedded processing

system with the flexibility of an FPGA

## YOUR CHIP FITS HERE



## 15 Million ASIC Gates for Prototyping Your ASIC

New stacked silicon architecture from Xilinx makes your big design much easier to prototype. Partitioning woes are forgotten, and designs run at near final chip speed. The DINI Group DNV7F1 board puts this new technology in your hands with a board that gets you to market easier, faster and more confident of your design's functionality running at high speed. DINI Group engineers put the features you need most, right on the board:

- 10GbE
- USB 2
- PCle, Gen 1, 2, and 3
- 240 pin UDIMM for DDR3

There is a Marvel Processor for any custom interfaces you might need and plenty of power and cooling for high speed logic emulation. Software and firmware developers will appreciate the productivity gains that come with this low cost, stand-alone development platform.





www.dinigroup.com • 7469 Draper Avenue • La Jolla, CA 92037 • (858) 454-3419 • e-mail: sales@dinigroup.com

# SMARTEUSION 2 SoC FPGA Microsem

## SM&RTFUSION<sup>®</sup>2

SmartFusion<sup>®</sup>2 devices are the only SoC FPGAs that provide immunity against SEU occurrences, which can cause configuration bits to change state, and cause hardware to malfunction.

Based on flash-based technology, SmartFusion2 SoC FPGAs also include breakthrough security capabilities that enable root-of-trust security and protect designs against tampering, cloning, overbuilding, reverse engineering, counterfeiting, and DPA attacks. Key SmartFusion2 features include:

- SEU immune zero FIT flash FPGA configuration cells
- SEU protected memories
- Hard 667 mbps DDR2/3 controllers with SECDED (aka ECC or EDAC) protection
- PUF key enrollment and regeneration capability to enable advanced security
- Up to 120K Logic Elements
- 166 MHz ARM<sup>®</sup> Cortex<sup>™</sup>-M3 processor

When failure is not an option... SmartFusion2.

Find out more: www.microsemi.com/smartfusion2



## Welcome to the 2013 Engineers' Guide to FPGA and PLD Solutions

FPGAs and CPLDs have come a long way since MMI popularized the PAL and Xilinx invented the first "programmable gate array" called the XC2064. These changed designers' ways of thinking about digital logic, and the tools used to program them have evolved from ABEL and PALASM to integrated tool suites like Xilinx's Vivado. Hey, you can even now program FPGAs in C.

This year's Engineer's Guide to FPGAs and PLD Solutions is loaded with deep technical information with articles and "How To" write-ups you'll want to skim, scan and read. For a retrospective, check out Xilinx's "So Much More Than Gate Arrays".

Or for an excellent state-of-the industry overview, we pair up Lattice and Xilinx in our annual round table Q&A. This year, the "Fundamental Laws of (FPGA) Nature: Similar, Yet Different" shows how programmable logic is affecting all designs, from the low cost and mobile (like cell phones and automobiles), to "big data" like High Performance Embedded Computing (HPEC) and Internet backbone infrastructure. (A preview hint: Lattice and Xilinx agree on many things, but diverge radically in other areas.)

FPGAs are already in cars in a limited way, but Xilinx argues that SoC-like devices will find their way big-time into next-gen driver alert/safety systems in the article "Driver Assistance Systems with the Power of FPGAs". The author argues that a Zynq-7000 can meet the needs of mobile sensor fusion and image processing. In the article "From Visual Studio to FPGA Hardware", Impulse Accelerated Technologies makes the case for high-level language programming, while the article "Solving Today's Design Security Concerns" is a staccato primer on securing FPGAs and their systems from hacking and data shrinkage.

This year's issue rounds out with a very deep article on the FPGA's now "classic" roll in managing reams of fat data pipes in "Scaling 100G Wired Applications with Heterogeneous 3D FPGAs". Finally, our very own editor John Blyler drops some market data on us and explains "What Drives ASIC Prototyping".

I'm grateful to all of our contributing authors and their employers for their help and insights.

Of course, that's not all – this issue is full of product news, datasheets, events and other resources to keep you up to date with the latest in programmable logic. As always, we'd love to hear your feedback, thoughts and comments. Send them to info@extensionmedia.com.

Thanks for joining us by reading.



Chris A Cinp

Chris A. Ciufo, Editor cciufo@extensionmedia.com

## Engineers' Guide to FPGA and PLD Solutions 2013

www.eecatalog.com/fpga

VP/Publisher

Clair Bright cbright@extensionmedia.com (415) 255-0390 ext. 15

#### Editorial

Editorial Director John Blyler jblyler@extensionmedia.com (503) 614-1082

Senior Editor Chris A. Ciufo

cciufo@extensionmedia.com **Editor** Cheryl Berglund Coupé

ccoupe@extensionmedia.com Creative/Production

#### Production Manager

Spryte Heithecker

Media Coordinator Jenn Burkhardt

**Graphic Designers** Nicky Jacobson Jacob Ewing

Senior Web Developer Mariam Moattari

#### **Advertising/Reprint Sales**

VP/Publisher Embedded Electronics Media Group Clair Bright cbright@extensionmedia.com (415) 255-0390 ext. 15

Sales Manager Michael Cloward mcloward@extensionmedia.com (415) 255-0390 ext. 17

Marketing/Circulation Jenna Johnson

To Subscribe www.eecatalog.com/subscribe Extension

#### MEDIA

Extension Media, LLC Corporate Office (415)255-0390

President and Group Publisher Vince Ridley vridley@extensionmedia.com

Vice President, Sales Embedded Electronics Media Group Clair Bright cbright@extensionmedia.com

Vice President, Business Development Melissa Sterling

msterling@extensionmedia.com Special Thanks to Our Sponsors





The Engineers' Guide to FPGA and PLD Solutions is published by Extension Media LLC Extension Media makes no warranty for the use of its products and assumes or responsibility for any errors which may appear in this Catalog nor does it make a commitment to update the information contained herein. The Engineers' Guide to PCI Express Solutions is Copyright\*2012 Extension Media LLC. No information in this Catalog may be reproduced without expressed written permission from Extension Media @ 1786 18th Street, San Francisco, CA 94107-2343.

All registered trademarks and trademarks included in this Catalog are held by their respective companies. Every attempt was made to include all trademarks and registered trademarks where indicated by their companies



Barcelona | 25 – 28 February 2013

## THE NEW MOBILE

The mobile ecosystem continues to expand at lightning speed, with endless innovation and new applications of connected technology. Similarly, the industry's premier event is expanding in 2013. Mobile World Congress is relocating to a new world-class venue, Fira Gran Via, in the heart of the Mobile World Capital. With this convergence, the possibilities for global impact are endless.

An Event of:



Join us in Barcelona as together we explore the New Mobile Horizon



#### www.MobileWorldCongress.com

#### Contents

Fundamental Laws of (FPGA) Nature: Similar, Yet Different	_
By Chris A. Ciufo, Senior Editor	5
Tips, Tricks and Hardware Design Services for FPGA Developers	
By Michele Kasza, Vice President Sales, Connect Tech Inc	8
What Drives ASIC Prototyping with FPGAs in 2012 and Beyond?	
By John Blyler, Editorial Director	10
Driver Assistance Systems with the Power of FPGAs	
By Paul Zoratti, Xilinx	11
From Visual Studio to FPGA Hardware	
By Brian Durwood, Co-founder, Impulse Accelerated Technologies; Nicola Granny, President, MNB Technologies	14
Scaling 100G Wired Applications with Heterogeneous 3D FPGAs	
By Ehab Mohsen, Xilinx	17
Solving Today's Design Security Concerns	
By Steven McNeil, Xilinx	21
So Much More Than Gate Arrays	
By Mike Santarini, Senior Manager Xcell Journal and Editorial Services	40

#### FPGAs & PLDs

#### FPGA Chips

#### Xilinx, Inc.

#### **Boards & Kits**

#### Design Kits

#### Xilinx, Inc.

Artix-7 FPGA AC701 Evaluation Kit	29
ZedBoard	30
Zynq-7000 SoC ZC702 Evaluation Kit	31

#### FPGA Boards

#### PENTEK

Model 71720 3-Channel 200 MHz A/D and 2-Channel 800	
MHz D/A with Virtex-7 FPGA - XMC Module	32

#### Xilinx, Inc.

Spartan-6 FPGA	Evaluation and	Development Kits	
----------------	----------------	------------------	--

VIRTEX-7 FPGA VC707 EVALUATION KIT	34
Xilinx AMS101 Evaluation Card	35

#### **Prototyping Boards**

#### Xilinx, Inc.

Zyng-7000 AP S	oC Intelligent Drives Pla	atform

#### **DEVELOPMENT TOOLS**

#### **Design Tools**

#### Synopsys, Inc.

Synplify Premier - Fast, Reliable FPGA Implementation and
Debug
0

#### Xilinx Inc.

Vivado Desigr	n Suite	. 3	8
---------------	---------	-----	---

#### DSP and Embedded Development Tools

#### Tag-Connect, LLC

Tag-Connect Plug-of-Nails™ In-Circuit Programming and	
JTAG Cables	39

## Fundamental Laws of (FPGA) Nature: Similar, Yet Different

Lattice and Xilinx muse on parallelism, partial reconfigurability, and the state-of-the-art in IP and EDA tools.

By Chris A. Ciufo, Senior Editor

Most hardware and software designers end up dealing with FPGAs in some way or another. Either the system they're working on incorporates one or more FPGAs and they have to write code or create logic to deal with them, or they simulate hardware behavior using a functionally-accurate simulator based upon FPGA reprogrammable logic. Because of this familiarity, many taken-for-granted FPGA truisms - let's call them "laws of FPGA nature" - go unchallenged. We're going to debunk a few of them here.

For example, designers assume that FPGAs always get bigger, denser and more expensive. Or that coding one up requires a mystical knowledge of C, HSPICE, HDL, RTL, and TLC finesse. It's also a given that FPGAs are power hogs and are incapable of being used in low power designs like mobile handsets or tablet computers or the ultimate mobile device - your car. On the other hand, FPGAs are so flexible essentially a blank sea of gates canvas - that low levels of abstraction (LUTs, MUXES, crossbars, NAND gates and so on) are fundamental building blocks that take huge effort to form into complex logic like processors, interface drivers, or MPEG decoders.

To answer these questions and more for this issue's Roundtable Q&A, we turned to two of the biggest names in the business: Lattice and Xilinx. While it might seem a better match would be found between Altera and Xilinx, everyone lumps A and X together. Let's face it, they play leapfrog all the time and their product lines are materially similar at the high density end of the market. Lattice, on the other hand, is more PLD-like and focuses at the cost-effective end of the market (Figure 1). However, Lattice remains surprisingly similar in capability to companies like Xilinx in hard logic integration, IP, EDA tool suites, and target markets. In fact, Lattice probably has a better chance of deploying FPGAs in smartphones (Figure 1), while Xilinx (Figure 2) is really close to shipping Zynq-7000 SoCs into cars.

Lattice and Xilinx weigh in on the same set of questions, and their answers are at times in lockstep (IP, tools) or at opposite ends of the market (partial reconfiguration). Together, our experts offer a fabulous overview of the market from small- to high-density FPGAs.

**EECatalog:** Let's face it, designing FPGAs is difficult and requires special knowledge, tools, and a mindset different from either coding or hardware layout. Yet the FPGA, PLD, and EDA vendors are improving tool suites all the time. What are some of the latest advances and what are some of the ones designers still are clamoring for?



According to **Mike Kendrick**, **Director of Software Marketing**, **Lattice Semiconductor**: There have been solid advances in providing designers pre-built functional blocks that speed up their design entry, design verification and timing closure tasks. For the foreseeable future, the HDL design flow continues to be the best alternative for users engaged in lower density programmable logic designs, as it gives them

the control they need to hit their aggressive cost and performance targets. In larger density designs, HW/SW co-design flows, where functionality can be moved easily between SW and HW, have the promise of moving system cost/performance to an entirely new level. However, these flows will take a long time to perfect, and will require users to acquire new skills. The more immediate need, where the processor is integrated on-chip with the FPGA, is a new class of cross-domain debugging tools to provide the visibility and control that embedded designers expect from their current discrete processor solutions.



Responds **David Myron, Xilinx director of Platform Technical Marketing:** Answer in a word...productivity. Productivity lowers our customers' costs and enables them to get their end products to market faster, next generation design tools are focusing on what we consider the two pillars of productivity: integration and implementation.

The first pillar entails integrating a variety of IP from multiple domains, like algorithmic IP written in C/C++ and System C, RTL level IP, DSP blocks, and connectivity IP. Not only must this IP be integrated successfully, but it must be verified quickly—as individual blocks and as an entire system. For integration of differing types of IP, for example, the latest integration solutions provide an interactive environment to graphically connect cores provided by third parties or in-house IP using interconnect standards such as AMBA-AXI4. With easy drag-and-drop integration at the interface level, these solutions can guarantee that the system is structurally correct by construction through DRC checks.

The second pillar involves the capability of implementing multi-million logic cell designs for optimal quality-of-results in the shortest time possible. Because designs continue to increase in size and

ALL FA	C teritor () E ter	~0			
Transport	E Mail Lames	-	0110010011	or building summeric	
C Surviver Her	a B home-laperts a B home-laperts a B home-	Salisseriation.	tectpeetria	Riverenz Pares	2winingi
CP ScottRee	0 P Pasting	LAST PROPERTY.		(ineses	
Toningting	······································	Target Dectors	1712-148-171102	Serior Feedby:	Salabate
and an arrange of the second s	a Tomar	Service Type:	1812-101	Package Type:	11004400
antimetroits generous at	a Pain Mining Yand a 200 Trong Andras	Speek grant	+	Special Ling	100
C Document of the second second	and a second second second	parterenae Tiati	en spine (MGA, 1pt		
		Nyessai Reflateor Rijet	COLUMNATIONAL COLUMN	types (1954, cardyone)	1914-211
4		Prinkers Prinkers	1.0.00.128.27.30	Televely.	2012/08/05 18/29/08
Prices Prices		Deglementation: Location(	Differents and December 14 Tailine	Nettonge brigalizari elgià i tatolgane 1925	Trainfigure PTVR
and Laring: "grouprises and "- Docar - Docards and Periody Towards by I	nte ad bellagebiette Domita bildetare ord	ty Socialente Bellia perefitik, surtparef	nd (pr.a. (a.) (pramo 17) 1946 - Lat	6. an Appen 1956. Lat	**

Figure 1: Lattice Power Calculator tool, part of the company's Diamond Design Software suite.

· · · · · · · · · · · · · · · · · · ·		1993
for first time limit it	tame taken have been	Real real real real real real real real r
1.2 at at = \$ \$	NAKI B Hitshield	beady
New Intergetion	Preprid Mahager, 20101.	
528	30400	Effect famous + D # 1
Compared Horizongel     C	Image: Lessing         List: Image: Lessing         I	
	Test schrothgein 1 fan schrödigen 1 Fan schrödigen 1 fan schrödigen 2 Norse hutboltegif and tester fan schrödigen 2	
	Hearty closes (crusterer 3 America - Series Harris - Series 4 A Series - Series 4 A Series - Series 5 A Series 5 A Series - Series 5 A Series 5 A Series - Series 5 A Se	Terrent Martin
		1 Marco 1 Marc
	term for	.2.4.1
	rs, Tearra Part Handhar	to biness line lines (heges) (the
	<pre>x % set()</pre>	Application of each (RET) is subset (Constraints) in the state of the second state of
11 11 11 11 11 11 11 11 11 11 11 11 11	Whitewer Changes Constants Street	12 Design Pune



complexity, next generation solutions are now using single, scalable data models throughout implementation to provide users insight into design metrics such as timing, power, resource utilization, and routing congestion early in the implementation process. With up to a 4x productivity advantage over traditional development environments, the Xilinx Vivado Design Suite attacks these four (4) major bottlenecks in programmable systems integration and implementation.

For instance, design changes are inevitable but schedules are often inflexible. Tools are now allowing for small changes to be quickly processed by only re-implementing small parts of the design, making iterations faster after each change. The latest tools can take a placed and routed design, this allows a designer to make ECO changes such as moving instances, rerouting nets, or tapping registers to primary outputs for debug—all without needing to go back through synthesis and implementation. **EECatalog:** Partial reconfiguration on-the-fly is something major FPGA vendors have been talking about for a while. What's new?

**David Myron, Xilinx:** Partial reconfiguration technology allows dynamic modification of FPGA logic by downloading partial bit files without interrupting the operation of the remaining logic. Designers can reduce system cost and power consumption by fitting sophisticated applications into the smallest possible device. This has been particularly useful with our customers developing space applications, software defined radio, communications, video and automotive markets. Using space systems as an example, 'upgrades' via partial reconfiguration reduce non-volatile rad-hard memory requirements—an expensive and limited resource on in-flight systems. Partial reconfiguration is available in the full line of 7 series FPGAs and Zynq-7000 SoCs, with new capabilities including dedicated encryption support and partial bitfile integrity checks.

**Kendrick, Lattice:** PROTF (Partial Reconfiguration On the Fly) has been an interesting area of research for many years. The latest advances by certain FPGA vendors, while showing solid progress, still leave a lot of issues unresolved.

The primary obstacles to PROTF have always been more "designflow" oriented than "silicon enablement" oriented. The "silicon enablement" challenge has been largely understood, and solved, for many years; however, it carries a significant silicon area overhead and so is not economically viable unless the customer's designs actually leverage the PROTF capabilities. On the other hand, the "designflow" challenges are quite substantial, and remain unsolved. As one of many examples, users will need a method to simulate (and debug) their design functioning during reconfiguration to ensure that their system level design is operating correctly. While certain vendors have recently demonstrated design flows that deploy PROTF when targeting a very narrow set of highly algorithmic, computationally intense problems, no one has demonstrated any capability to deliver such benefits to the design flow for "typical" digital logic systems.

**EECatalog:** FPGAs get bigger, denser, and more SoC-like. What is do-able today that was unheard of only 3 years ago?

**Kendrick, Lattice:** Not all FPGAs are getting bigger, and the market for lower density devices is growing. For example, while the breadth of densities that Lattice offers is increasing, we are more focused on creating the lowest cost, lowest power solution at a given density. For instance, our MachXO2 FPGA, despite its low cost and low power, includes hard logic for commonly used interfaces, including SPI and I2C. Our mixed signal Platform Manager product integrates analog circuits with programmable logic specifically to reduce the cost of power management within more complex systems. Our iCE40 FPGA uses an extremely small (and unique) non-volatile programming cell combined with an innovative programming architecture to enable a new low cost standard for programmable logic.

**Myron, Xilinx:** Access to "bigger" devices is a natural customer requirement. The "denser" devices, particularly All Programmable 3D FPGAs, open more opportunities in test, measurement and emulation markets. The density and integration of the fabric—including

CLBs, Block RAM and DSP blocks—allow performance levels that are not available in multi-chip solutions because of chip-to-chip delay.

SoC [FPGA] architectures such as Zynq alleviate multi-chip solutions, and have opened up new markets requiring high speed signal processing and real-time responsiveness. Having the complete processing system linked to the FPGA fabric allows architects to partition their design into software in the processing sub-system or accelerators in the FPGA fabric, all on one integrated chip.

**EECatalog:** The fastest growing markets on the planet deal with wireless connectivity. FPGAs have a strong play in the infrastructure—but what's required to get their power down enough to be deployed in the actual battery-powered embedded device? Does this affect other markets/systems as well?

**Kendrick, Lattice:** There are at least two distinct markets: the bandwidth-driven wireless infrastructure market and the power-driven mobile device market.

First, to answer whether FPGA power can be sufficiently reduced, it already has been. Our iCE40 and MachXO2 FPGA families achieve both mobile-friendly static power levels (~10-50 $\mu$ W) and consumer market-friendly costs (~\$1.00 ASP).

Yes, there are significant tradeoffs required at every level of the ecosystem in order to develop products for one market versus the other. Fundamentally, one ecosystem is driven by high-speed switching, while the other is driven by low-power operation. With that in mind, the following tradeoffs must be made:

- Speed/Power Process Tradeoff: The types of processes that are used to design bandwidth-driven infrastructure FPGAs have far too much static leakage power to also support mobile devices, while the processes that can support mobile devices with very low static leakage power have slightly slower transistors.
- 2. Design Tradeoff: Today many FPGAs are designed using NMOS pass gates in the routing fabric (for cost and speed), while low power mobile FPGAs must employ full CMOS pass gates in the routing fabric. One design cannot effectively support both markets.
- 3. Interface Standards: The infrastructure market demands very high-performance IOs – from high-speed SERDES (PCIe, etc.) to high speed memory interfaces (such as DDR3). The mobile market has a very different set of interface standards; for example, the MIPI Alliance is driving a new set of very low power IO interfaces such as D-PHY and M-PHY. So, the infrastructure and mobile ecosystems have very different IO interface requirements and one design cannot effectively support both markets.
- 4. Package Requirements: The infrastructure market demands very high IO counts (typically ~400-800), which drive very large and expensive packages (currently flip-chip is the technology of choice while, most recently, 3D/TSV package technology is being developed). The mobile ecosystem is at the opposite end of the spectrum, where size and board space is at a premium. As a result, the focus here is on small packages (typically 2mm x

 $2\rm{mm})$  with fewer IOs (typically ~20-40) and aggressive ball pitch (typically 0.4mm) in order to maximize IO count while minimizing board footprint.

These two unique markets drive two fundamentally different FPGA solutions—and the differences exist at every level.

**EECatalog:** The two biggest features of FPGAs are parallelism and raw bandwidth/throughput. What's new in these areas at the chipand system-level?

**Kendrick, Lattice:** FPGAs certainly provide designers the ability to implement parallel algorithms, and thus increase a system's throughput if this is applied to a bottleneck. Lattice, for example, provides a complete system building solution with our Lattice-Mico System Builder, and also unique to the industry the company provides a choice of both a 32-bit microprocessor and 8-bit microcontroller. So, designers can quickly build custom platforms that have parallel engines, and marry that to the amount of serial processing power they need.

**Myron, Xilinx:** Communication protocols continue to require higher line rates and throughput from generation to generation. The latest devices provide up to 28 Gb/s transceivers, and soon we'll see 32+ Gb/s and 56Gb/s transceivers to support next generation protocols and beyond. Yet with higher line rates comes the challenge of ensuring high channel quality in the context of the system. As signals travel across a printed circuit board (PCB), the high-speed components of the signal get attenuated. This is why auto-adaptive equalization is imperative for transceivers—to automatically compensate for any channel-driven signal distortion. As an example, network line cards can be moved from slot to slot on a system's backplane while still maintaining high signal integrity—despite the fact the channel lengths have changed. These auto-adaptive equalization solutions are already available in the Xilinx 7 series FPGAs and will be optimized further in our next generation devices.

Higher in-coming data flow requires greater parallelism and wider data busses inside the FPGA. Current FPGAs at 28nm handle the most aggressive requirements of today. To support next generation serial bandwidth requirements, improvements in both silicon and tool fabric are needed. Silicon fabric will need to be optimized across many architectural blocks, along with improvements in routing architecture to support as much as 90% device utilization, which is a challenge in the industry today. Furthermore, design tools need to be "co-optimized" with devices to ensure designers get maximum value. Next generation routing architectures in the silicon, for example, have to be coupled with advancements in routing algorithms in the tools.

Chris A. Ciufo is senior editor for embedded content at Extension Media, which includes the EECatalog print and digital publications and website, Embedded Intel® Solutions, and other related blogs and embedded channels. He has 29 years of embedded technology experience, and has degrees in electri-



cal engineering, and in materials science, emphasizing solid state physics. He can be reached at cciufo@extensionmedia.com.

## Tips, Tricks and Hardware Design Services for FPGA Developers

By Michele Kasza, Vice President Sales, Connect Tech Inc.

With the large-scale integration of today's systems-on-chips (SoCs), FPGAs can help embedded designers reduce cost, weight, area and power; they also offer flexibility so that designers can respond to new standards, evolving customer needs and other requirement changes and still meet their time-to-market window. But the complex architectures of these devices can also present new challenges to board-level designers.

Whether you've implemented your custom design in a development board and need assistance, lack resources to create the board-level design or are considering designing your own solution, our years of experience in FPGA board-level design are here to assist you. Through development of numerous COTS and custom FPGA board designs we've identified a number of steps and considerations that are essential to a successful design cycle; steps that will help you to avoid a costly re-spin and delay your time to market.

## Review peripheral interfaces that will be connected to the FPGA

First we review the customer's high-level design to determine the peripheral interfaces connected to the FPGA. Then we analyze each of these interconnects and determine their speed, interface, voltage level, I/Ostandards and how many pins are required. Second, we review the customer intended FPGA application, with the goal of estimating the design metrics. This leads to an indication of the logic density and speed grade needed from the FPGA. By analyzing the FPGA design itself, we can answer some critical questions. What are the internal clock rates? How many logic resources are required? Is any special hard IP required, such as DSP slices, Ethernet MACs or PCIe endpoints?Answering these questions early in the design phase will ensure that your initial FPGA selection will meet the needs of the design out of the gate.

#### Power, Create a power budget, Review Sequencing

From the early stages of the design, we create a power budget that defines the current required per FPGA voltage rail. This budgetis based on resource estimates including logic usage, block memory usage, internal clock rates, I/O quantity, I/O data rates and I/O voltage levels. It's important to be aware of any voltage rail sequencing requirements for the FPGA and the sequencing requirements for the surrounding peripherals that might conflict with the FPGA. In addition, we need to be aware of anysequencing requirements for the design – are there certain ICs that need to be powered up before the FPGA or vice-versa or if there is no method to disable or idle a specific IC, is it necessary to delay its power-up until the FPGA is configured and ready?We also need to determine how this will fit with on-board power supplies that might be present, which will also helpdefine what additional supplies or power monitoring circuitry will be required on the PCB design.

Additionally, it's important to know whether there are voltage rails that need to be especially quiet. For example, perhaps the FPGA core voltage is 1.2V and the SERDES supply is also 1.2V; it might be necessary to isolate and drive the SERDES supply separate from the noisy core voltage. And we always want to consider the possibility of future FPGA capacity upgrades, and whether the extra power requirement has been factored in.

#### **Configuration Considerations**

Configuring a FPGA can be a trivial task, or it can be very complicated, depending on the application. Every design should have at a minimum a JTAG connection for debugging, development and production testing, as well as persistent storage for the application. The persistent storage is usually in the form of serial or parallel flash or a hybrid device produced by the FPGA vendor. In more complex designs, the FPGA could be configured by microcontroller, CPU, CPLD or other FPGA. But focusing on the flash design, there are quite a few things to consider. Are the flash configuration pins on the FPGA dual-purpose? Are these pins already tasked and connected to another device? If so, we need to make sure the I/O standards are compatible – flash is typically 3.3V CMOS. If the signals are shared, we need to know if the peripheral interface is high-speed; if so, it may not tolerate having another device in the signal path.

Sequencing requirements, such as the flash needing to be powered up a certain amount of time before it can be accessed by the FPGA also needs to be considered, as well as timing requirements, such as whether the FPGA can read data from the flash and configure itself in time. A perfect example is PCI and PCI Express, which specify that a device must be ready approximately 100 ms after power-on.

#### **Programming on the Fly:**

Many products need to be field-upgradeable over Ethernet,PCIe or USB, in order to add new features or fix bugs. In any of those cases, the designer has to consider whether the flash is writeable over the general I/O. Some FPGA vendor-specific flash is read only, and can only be written to via JTAG. Plus,there are a number of other possible issues, including whether the FPGA can restart the configuration cycle on the fly (a soft boot) without doing a power cycle (complete on/off), and whether the other circuitry can handle a temporary interruption in the state of the FPGA as it goes from configured to an un-configured state. We also think about what happens if the flash programming operation is inter-

rupted; for example, if the Ethernet cable is disconnected. What if the flash is corrupt? In this case, consider designing a failsafe configuration scheme where the first half of the flash contains a known good golden image and the second half contains the actual application image.

#### **Recommended Pre-Production steps:**

After all the FPGA pins have been allocated and the board schematic design is nearing completion, it is very good practice to run the FPGA design through the vendor synthesis and placement tool suite before beginning the PCB layout. Usually the FPGA RTL design is nowhere near completion; however, it is good to generate at least a useable framework of the RTL design, which at minimum allocates the proper I/O resources. Developers typically make every effort to properly map each I/O peripheral to a specific bank and assign any clocking signals to the appropriate pins, but there are often device limitations that are only apparent if you've had the time to read all 300 pages of all ten user guides. Simply running this FPGA framework through the FPGA tool suite can help uncover these limitations with the DRC. Most of the limitations can be seen in lower-cost devices; for example, some pins are setup for inputs only, or in the specific case of the Xilinx Spartan-6 FPGA, only banks 0 and 2 can accommodate LVDS outputs, while every bank can handle LVDS inputs. Once the board goes to the layout stage, hardware engineering might decide that the routing will be much easier if DDR3 data pin 1 is swapped with data pin 15, for instance. It's always good practice to run this change through the tool suite to see if it passes all checks.

#### **Choosing your FPGA**

Often our customers are predisposed to one FPGA vendor or another, typically based on past experience or reputation. Whatever the case, there are many factors to analyze with respect to cost. Those include the number of I/O, size of logic resources, maximum internal clock rate, maximum general I/O clock rate, availability and quantity of SERDES pins, size of the package and configuration options. The analysis of the I/O peripheral and logic design that we perform up front, which were described previously, should help narrow the choice. However, there are several other, less-obvious factors to consider before selecting the device. For instance, the data rates and clock rates quoted in the marketing material are often based on the highest speed grade available and these devices often come at a premium. Another thing to look at is how I/O resources are grouped and mapped onto the FPGA pins. For example, a device might have 240 I/O that might be in three banks of 80 pins or six banks of 40 pins. If your design has multiple I/O standards - such as 1.5V for DDR3, 1.8V HSTL for Ethernet, 2.5V LVDS for ADC/DAC and 3.3V for CMOS - the number of banks will be important.

We typically make the FPGA vendor decision based on a few main factors. The technologies they offer are important of course, but we also consider the support given by that vendor's FAEs and online resources. Design software is another big component – each vendor will use a different set of tools, so use what you are most comfortable with or what has the best features for your needs.

#### **Future Proof your FPGA selection**

It's very important to consider your upgrade path – this is often overlooked in the early stages of the design but can turn out to be a real advantage if leveraged properly for your product. Some FPGA devices will have a pin compatible upgrade path to a larger capacity parts within the same FPGA family. This means that you can select a smaller device for your basic product that provides the end-customer a low cost, reduced feature set option; while keeping the same board design for the high cost, full featured product. Or if the RTL design simply outgrows the selected part in terms of logic capacity, you want to make sure there's a highdensity part available in the same footprint.

#### Looking for a design partner?

Although a manufacturer of many COTS products, custom design is part of our day-to-day operation. Our design process has been refined over many years resulting in successfully completed, ontime and on-budget projects time and time again.

#### Improved time to market:

Our COTS product lines act as an IP pool from which we draw fromwith every custom design. With expertise over a wide variety of bus architectures and I/O interfaces, the learning curve forcustom designs is always minimal. This signaturemethod equals improved time to market and ensures a very high potential for a successful Revision A build. On average, our time to market on functional prototypes from time of engagement to time of delivery is approximately an 8 week window depending on project complexity.

#### **Manufacturing Expertise:**

Beyond board-level design we create prototype qualificationplansfor each unique product, ensuring all custom product is fully verified using appropriate compliance tools, such as PCI\_SIG software and test equipment. Power supplies and batteries are fully stressed and wide range temperature testing is part of the deliverables offered by Connect Tech design services.

Beyond the prototype phase we can quickly ramp up to production quantities under strict ISO 9001:2008 procedures, handle lifecycle management at the component level and finish with packaging and delivery of 100% verified hardware.

Looking for a design partner with robust industry experience and impressive time to market?

Contact us today to find out how we can help.

**CONTACT INFORMATION** 



Connect Tech Inc. 42 Arrow Road Guelph, Ontario Canada N1K 1S6 Telephone: 519-836-1291 Fax: 519-836-4878 sales@connecttech.com http://www.connecttech.com

## What Drives ASIC Prototyping with FPGAs in 2012 and Beyond?

The latest results from the annual CDT survey point to changes in the reasons behind ASIC prototyping—from hardware, software, and systems to IP.

By John Blyler, Editorial Director

This year's Chip Design Trends (CDT) "ASIC/ASSP FPGAbased Prototyping" (2012) survey reinforced past trends while providing a few surprises. The survey yielded much data, so let's start with a high-level overview.

In 2012, hardware-software co-design and co-verification were again the number-one reason for ASIC designers to use FPGA-based prototypes (see Figure 1). Not surprisingly, hardware chip verification was the second leading driver, followed by software and then system verification.

A surprise came when designers were asked about future planned projects. All of the above current motivators were still there. But respondents indicated that software development would fall behind IP development and verification as an important issue. **This probably means that IP development and verification has proven to be a sore spot for today's designers.** 

How do these trends for 2012 compare to years past? Hardware-software co-design and co-verification remain the biggest reason for the FPGA prototyping of ASICs, followed by hardware-chip verification (see Figure 2). In 2012, software development continues to climb as an important driver while system-integration issues fall. IP development and verification has mixed results, suggesting that this factor requires further investigation. I'll try to crosscorrelate the IP trend with other data in a future article.

John Blyler is the editorial director of Extension Media, which publishes Chip Design and Embedded Intel<sup>®</sup> Solutions magazine, plus over 36 EECatalog Engineers' Guides in vertical market areas.









Figure 2: Shown are cumulative reasons for FPGA prototyping – from 2008 through 2012. Courtesy of Chip Design Trends (CDT)

## **Driver Assistance Systems** with the Power of FPGAs

FPGAs can be leveraged to quickly bring new driver assistance innovations to market

#### By Paul Zoratti, Xilinx

In recent years, the automotive industry has made remarkable advances in driver assistance (DA) systems that truly enrich the driving experience and provide drivers with new forms of information about the roadway around them. This article looks at how FPGAs can be leveraged to quickly bring new driver assistance innovations to market. [Editor's note: driver assistance systems are sometimes referred to as ADAS: Advanced Driver Alert Systems.]

#### **Driver Assistance Introduction**

Since the early 1990s, developers of advanced DA systems have envisioned a safer, more convenient driving experience. Over the past two decades, DA features such as ultrasonic park assist, adaptive cruise control and lanedeparture warning systems in high-end vehicles have been deployed. Recently, automotive manufacturers have added rear-view cameras, blind-spot detection and surroundvision systems as options. Except for ultrasonic park assist, deployment volumes for DA systems have been

limited. However, the research firm Strategy Analytics forecasts that DA system deployment will rise dramatically over the next decade, including growth from \$170 billion in 2011 to \$266 billion by 2016 – a compound average annual growth rate of 9.3%.

In addition to government legislation and strong consumer interest in safety features, innovations in remote sensors and associated processing algorithms that extract and interpret critical information are fueling an increase in DA system deployment. Over time, these DA systems will become more sophisticated and move from high-end to mainstream vehicles, with FPGA-based processing playing a major role.

#### **Driver Assistance Sensing Technology Trends**

Sensor research and development activities have leveraged adjacent markets, such as cell phone cameras, to produce devices that not only perform in the automotive environment, but also meet strict cost targets. Similarly, developers have refined complex processing algorithms using PC-based tools and are transitioning them to embedded platforms.





Figure 1: Driver Assistance Sensors Market

While ultrasonic sensing technology has led the market, IMS Research (Figure 1) shows camera sensors dominating in the coming years.





A unique attribute of camera sensors is the value of both the raw and processed outputs. Raw video from a camera can be directly displayed for a driver to identify and assess hazardous conditions, something not possible with other types of remote

sensors (for example, radar). Alternatively (or even simultaneously), the video output can be processed using image analytics to extract key information, such as the location and motion of pedestrians. Developers can further expand this "dual-use" concept of camera sensor data by bundling multiple consumer features based on a single set of cameras, as illustrated in Figure 2.

Camera

From such applications, it is possible to draw a number of conclusions regarding the requirements of suitable processing platforms for camera-based DA systems:

- They must support both video processing and image processing. In this case, video processing refers to proper handling of raw camera data for display to the driver, and image processing refers to the application of analytics to extract information (for example, motion) from a video stream.
- They must provide parallel data paths for algorithms associated with features that will run concurrently.
- Given that many new features require megapixel image resolution, connectivity and memory bandwidth are just as critical as raw processing power.

#### **Meeting DA Processing Platform Requirements**

FPGAs are well suited to meet DA processing platform requirements. For example, in a wide-field-of-view, single-camera system that incorporates a rear crosspath warning feature, the system's intent is to provide a distortion-corrected image of the area behind the vehicle. In addition, object-detection and motion-estimation algorithms generate an audible warning if an object is entering the projected vehicle path from the side.

Figure 3 illustrates how the camera signal is split between the video- and image-processing functions. The raw processing power needed to perform these functions can quickly exceed what is available in a serial digital signal processor (DSP). Parallel processing along with hardware acceleration is a viable solution.

FPGAs offer highly flexible architectures to address various processing strategies. Within the FPGA logic, it is a simple matter to split the camera signal to feed independent videoand image-processing intellectual property (IP) blocks. Unlike serial processor implementations, which must timemultiplex resources across functions, the FPGA can execute and clock processing blocks independently. Additionally, if it becomes necessary to make a change in the processing



Figure 3: Video and Image Processing Functions

architecture, the ability of the FPGA to reprogram hardware blocks surpasses solutions based on specialized applicationspecific standard products (ASSPs) and application-specific integrated circuits (ASICs), giving FPGA implementations a significant advantage when anticipating the future evolution of advanced algorithms.

Another benefit of FPGA implementation is device scalability. As OEMs look to bundle more features, processing needs will rise. For example, the rear-view camera might need to host a monocular ranging algorithm to provide drivers with information on object distance. The added functionality requires yet another parallel-processing path. Implementing this in a specialized ASIC or ASSP could be problematic, if not impossible, unless the designers made provisions for such expansion ahead of time.

Attempting to add this functionality to a serial DSP could require a complete re-architecture of the software design, even after moving to a more powerful device in the family (if it is plausible at all). By contrast, an FPGA-based implementation allows the new functional block to be added, utilizing previously unused FPGA logic and leaving existing blocks virtually intact. Even if the new function requires more resources than are available in the original device, part/package combinations frequently support moving to a denser device (that is, one with more processing resources) without the need to redesign the circuit board or existing IP blocks.

#### **<u>EECatalog</u>** SPECIAL FEATURE

Finally, the reprogrammable nature of FPGAs offers "silicon reuse" for mutually exclusive DA functions. In the rearlooking camera example, the features described are useful while a vehicle is backing up, but an FPGA-based system could leverage the same sensor and processing electronics while the vehicle is moving forward, with a feature such as blind-spot detection. In this application, the system analyzes the camera image to determine the location and relative motion of detected objects. Since this feature and its associated processing functions are not required at the same time as the backup feature, the system can reconfigure the FPGA logic within several hundred milliseconds based on the vehicle state. This allows the complete reuse of the FPGA to provide totally different functionality at very little cost.

#### **Meeting DA External Memory Bandwidth Requirements**

In addition to raw processing performance, camera-based DA applications require significant external memory access bandwidth. The most stringent requirements come from multi-camera systems with centralized processing, for example, a four-camera surround-view system. Assuming 4 megapixel imagers (1,280 x 960), 24-bit color processing, and performance of 30 frames per second (FPS), just storing the imagers in external buffers requires 3.6 Gb/s of memory access. If the images need to be simultaneously read and written, the requirement doubles to 7.2 Gb/s. With an 80 percent read/write burst efficiency, the requirement increases to 8.5 Gb/s. This estimate does not include other interim image storage or code access needs. With these requirements, it is clear that camera-based DA applications are memory bandwidth-intensive.

These systems also commonly require memory controllers; however, adding one in a cost-effective manner requires efficient system-level design. Again, developers can leverage the flexibility of the FPGA to meet this need. To summarize, FPGA memory controllers provide customized external memory interface design options to meet DA bandwidth needs and optimize all aspects of the cost equation (memory device type, number of PCB layers, etc.).

#### DA Image Processing Need for On-Chip Memory Resources

In addition to external memory needs, camera-based DA processing can benefit from on-chip memory that serves as line buffers for processing streaming video or analyzing blocks of image data. Bayer transform, lens distortion correction and optical-flow motion-analysis are examples of functions that require video line buffering. For a brief quantitative analysis, a Bayer transform function using 12-bit-pixel Bayer pattern intensity information to produce 24-bit color data is examined. Implemented as a raw streaming process, a bicubic interpolation process requires buffering four lines of image data. Packing the 12-bit-intensity data into 16-bit locations requires approximately 20.5 kb of storage per line, or 82 kb for four lines of data. As part of their suite of on-chip resources, today's FPGAs offer localized memory called Block RAM. The BRAM supports line buffer storage of image data in close proximity to fabric-based image processing cores. As FPGAs now target vision applications, the relative amount of BRAM resources has increased with each product family.

#### A Single All-Programmable Platform

In addition to external memory bandwidth requirements and image processing needs, having a single, all-programmable system on a chip (SoC)-based platform for DA applications offers automotive manufacturers the unique ability to address both the technical challenges and business goals in their DA designs. This type of all-programmable platform offers designers an integrated, flexible, power optimized solution with high computational performance that automotive manufacturers and their electronics suppliers can combine with their own hardware and software, available IP and design frameworks to reduce development time, bill of material (BOM) costs and risk for next-generation DA solutions.

Currently, this type of platform has only been offered as a multi-chip solution, which can require additional processing that keeps BOM costs high, and reduces flexibility options to scale between vehicle platforms. Yet automotive designers can now take advantage of the industry's first SoC family that incorporates an ARM dual-core Cortex-A9 MPCore processing system with tightly coupled programmable logic on a single die. This combination dramatically increases performance, which is critical for processingintensive real-time DA applications, and enables greater system integration, allowing the bundling of multiple DA application, while simultaneously reducing BOM costs by minimizing device cost and the cost of additional hardware platforms.

Automakers are eager to offer car buyers increasingly advanced DA applications, which have already proven to be quite popular in manufacturers' high-end vehicles. By presenting new DA applications and being able to offer multiple DA applications per vehicle using an all programmable, customized solution, automakers are now given the opportunity to differentiate their vehicles from those of their competitors in a hotly contested market.

Paul Zoratti is a member of the Xilinx Automotive Team. As a senior system architect and manager of driver assistance platforms, his primary responsibility is the global application of Xilinx technology to automotive driver assistance systems. Zoratti holds master's degrees in both electrical engi-



neering and business administration, both from the University of Michigan. He also has a specialized graduate certification in intelligent transportation systems, also from the University of Michigan. Zoratti has been awarded 16 United States patents associated with vehicle safety technology.

## From Visual Studio to FPGA Hardware

A snapshot on the current state-of-the-art in FPGA software to hardware compilation.

By Brian Durwood, Co-founder, Impulse Accelerated Technologies; Nicola Granny, President, MNB Technologies

Accelerating software by moving it to massively parallel hardware continues to develop as an attractive methodology. The merit of hardware acceleration is significant, but there are hurdles that should be budgeted for.

To start, it's important to understand that with hardware acceleration there are three primary forms of parallelism: 1) blocks of code that execute in parallel by splitting the data set into multiple parts; 2) pipelined (bucket brigade) blocks of code that operate on streaming data; and 3) hybrid parallelism that combines both forms.

On the merit side, each unrolling of a critical path loop into an independently streaming process can double wallclock performance. Modern FPGAs, with several million usable (in contrast to advertised) gates can host a dozen or more independent streams. Accordingly, we are seeing solid 10x acceleration in "parallelizable" designs in application domains such as image processing, encryption and network filtering. The process is not trivial. While we have student groups from Rochester Institute of Technology to the University of Naples delivering remarkable speed ups, adoption by industry is concentrated among a few thousand classic early adopters.

This article covers the current state of the art on software to hardware compilation, provides some realistic tips, and suggests a vision of how to make it more usable by the next wave of developers.

#### **FPGAs Explained for the Non-Hardware Folk**

Most software developers write code for microcontrollers or microprocessors. C remains the dominant language for design starts. CPUs and microcontrollers typically feature single or low number multiple-cores. They achieve throughput via increasing clock speeds but are constrained by having to share limited cores and common memory. Think of it as driving ever faster through a single or dual toll booth on a bridge.

FPGAs run at lower clock speeds than microprocessors. They achieve throughput by having very flexible input and output, so non-sequential tasks can be designed into parallel processes. While a conventional processor only does one operation at a time, a properly engineered FPGA design will concurrently perform hundreds or thousands of operations. Most designs for FPGAs are developed using an HDL (hardware description language) like VHDL or Verilog. They are not particularly difficult languages but are sufficiently arcane that C programmers do not generally take to them. We have seen more cross-over from HDL engineers learning C than the other way around.

Gate count can be deceptive. Microprocessors use the available silicon with high efficiency. FPGAs can use a significant fraction of their gates for routing. And, you may not be certain of resource availability. FPGAs have great "blocks" of special purpose gates such as DSP, but they are limited. When you're out of special blocks, you're out, and the routing software will use less efficient gates, reducing performance and space efficiency.



to program in Assembly. The devices grew and the early HDLs emerged and improved. Design shifted to HDLs like Data I/O's ABEL, MMI's PALASM and others. Jump to today and the same shift is occurring. HDLs like VHDL and Verilog are more time consuming but offer better control over resources. C to HDL to RTL (Registertransfer level: the gate level machine code that

Historically FPGAs are

GALs and PLDs. These

precursor devices were

much smaller. The earliest

ones were small enough

of

PALs,

descendants

Figure 1: The software to hardware stack generates necessary hardware interfaces post-optimization.

characterizes the FPGA) tools like Impulse C, ROCC, C2H, Vivado and others offer a higher level of abstraction but may not have the same QoR (Quality of results) initially. More about this later when we talk about the design flow.

#### **Design Flow**

High Level Language, or HLL programming typically refers to C. System C, C#, C++ are all great languages with ardent users. But for this article we're sticking with ANSI C, as most IP is created in this version of C.

Design code is entered into a C development tool like GCC or Visual Studio. Ideally the system architect identifies a portion of the particular design to try in hardware, so one can



Figure 2: Desktop simulation output.

maintain comparable C code files to compile both to FPGA and to microprocessor. This maintains equivalence and lets the designer "break one thing at a time". The microprocessororiented C can be crudely "wrapped" and imported into the C to FPGA environment—where it will underperform until refactoring. Refactoring into individual streaming processes enables the compiler to better parallelize the code.

Identifying the critical path to focus on starts with the basics. You are hunting for key blocks of code, largely free of serial data dependencies, which are heavily used by the system (and they eat up a lot of clock cycles) and which have opportunities for parallelism (traditional parallelism or pipelining), as shown in Figure 1. While open source profiling tools are not fully realized, they can be useful. Commercial profiling tools are available with improved visibility and reporting to make run-time analysis easier and more accurate. It is not rocket science; the point is to chase clock cycle reduction. Typical design modules that are amenable to parallelism include encryption, image processes, FIR, FFT and any process that wants to sit on a bus and look at data streaming by.

The point here is to generally offload the microprocessor and bypass limitations introduced by the von Neumann architecture. Some FPGA-enabled boards make this particularly easy by including PCIe connections to host so you can rapidly experiment with partitioning... moving code between FPGA resources and the system processor with single lines of instruction. In addition to partitioning, you are refactoring. Again, refactoring here means breaking C algorithms into coarse-grained logic: single processes that can be machine parallelized into multiple streaming processes. The C to FPGA compilers will unroll as much as they can but you've got to refactor into logic that makes it easier to do so. All while retaining behavioral equivalency. A great feature of FPGAs is the ability to simplify algorithms by creating a behavioral model that provides the functionality of the original microprocessor code, but eliminates the overhead generally associated with generic library routines from BLAS, LAPACK, and so on.

Verification occurs at every stage. Visual Studio verifies functional operation and equivalency to the microprocessor stack. Later in the tool flow you verify that the design will operate in the target FPGA, and what clock

### **EECatalog** SPECIAL FEATURE

Statiste -	Microsoft Via	and Studie		26	
Au 24 1	ter Print	had price had bed seens	- Mar		
@+124+	24.0	m hater,ub	100.00		
		Nobel of Sol Galary Sch Nobel Sol Nobel Sol Carling and Respon- Sol Carling and Respon- Sol Carling and Respon- Sol Carling and Respon- Sol (Sol	Annual Constraints (Constraints)     Annual Constraints (Constraints)     Annual Constraints (Constraints)     Annual Constraints)     Annual Constraints (Constraints)     Annual Constraints)     Annual Constraints (Constraints)	A data future     A	11 N
	Solution of Contract of Contract			WAR COMPANY AND INCOME.	4
	Periode and the second	an hall has man a factorial factorial and a solution factorial factorial is and part to an an control of "factorial data in part is, 6 manual () based is a solution of the solution factorial is a solution of the solution of the solution factorial is a solution of the solution of the solution factorial is a solution of the solution o	Autor + C	14 14 14 14 14 14 14 14 14 14 14 14 14 1	
Jank			M ZM . S	0431 0-32 M	

Figure 3: Building HDL: complex and not very speedy, compared to compiling for a microprocessor.

cycle reduction is possible given the available FPGA resources. Post machine compile, the HDL output can be directed to an industry standard HDL simulator to provide cycle accurate verification (Figure 2).

Now comes some leaps that can go wrong. To compile all the way to FPGA gates, the optimizing compiler hands off synthesizable HDL files to a place and route tool. This can be one provided by the FPGA manufacturer or one provided by another EDA firm. This can entail one heck of a coffee break. Place and route times for several million gates, taking into account all the special resources involved, can take hours. This is probably the biggest contrast in the experience compiling software to FPGA hardware vs. compiling it to microprocessor (Figure 3). There are newer FPGAs that enable partial reconfiguration, so if your particular process of focus is constrained to an area that can be isolated, the iterative times can be significantly reduced. Quartus, Vivado and Impulse all support partial reconfiguration. However, the practical usability of this technique remains to be fully field tested.

In the software to hardware process, another option is to run software on an embedded core inside the FPGA. The cores come in soft- and hard-core versions. Soft cores are programmed into general purpose gates. While FPGA-hosted processors are slower than those of the host machine, they are typically Harvard architecture with physically separate storage and signal pathways for instructions and data. This gives them a memory access advantage and direct communication with the FPGA logic, bypassing host to hardware overhead. Sometimes this can be a less efficient use of silicon, but multiple cores can be added as the design may need. Cores can be proprietary, provided by the FPGA vendor and useful if not familiar. Increasingly FPGA suppliers are standardizing on ARM cores. This trend is expected to continue. The use of cores in FPGAs as SoC (system on chip) solutions is an intrinsic benefit. The on-board core can consolidate microcontroller or light micro processing tasks on one chip.

When you're out of special blocks, you're out, and the routing software will use less efficient gates, reducing performance and space efficiency.

Development environments such as Impulse CoDeveloper also interoperate with full-featured heavily used tools such as Microsoft<sup>™</sup> Visual Studio. A practical example is provided in Impulse App Note 112 by Michael Kreeger "IATAPP-112".

For example, while installing Impulse C and CoDeveloper the Visual Studio plug in is automatically installed and just has to be selected during setup. When Visual Studio is thereafter launched, the top pull down-down menu can be used to select "File->New Project..." which creates a sub directory for the new project. If beginning from existing code, those source files are copied into the solution directory. Header and source files are added to the Visual Studio Project and then to the source files folder in the solution explorer directory. To verify before hardware generation a "debug" software project is built, which makes it possible to test the application from desktop simulation. Next, select the hardware environment from the configuration manager to build the HDL for the target FPGA. This enables the synthesizable HDL to be exported to the appropriate place and route tool to generate RTL for the target FPGA. The whole process may take an hour or so.

As a new methodology this tends to be minimally disruptive. The pragmas and additions are pretty common sense. Glitches may arise from "plumbing" (a whole different topic), such as getting things lined up with PCIe drivers, DMA, DDR and all the devilish details. Our two cents is that the growing body of known good examples and reference designs makes this process less risky. On the tool side we'd like to see shorter place and route times, better back annotation and more useful profiling. Overall as the FPGAs and FPGA based acceleration cards mature, and the body of available IP expands, this technique becomes more mainstream. Brian Durwood co-founded Impulse Accelerated Technologies in 2002 with David Pellerin, a coworker from the ABEL® days at Data I/O. Impulse has grown to be the most widely used C to FGPA tool, with customers from NASA to Detroit to Wall Street. Mr. Durwood was previously a VP



at Tektronix, a VP at Virtual Vision and an Analyst at NBC. Mr. Durwood is a graduate of Brown and Wharton. Impulse now offers tools, IP and design/integration services.

Nick Granny is a scientist, engineer, and entrepreneur who has been supporting the EDA and highperformance computing communities for more than 25 years. Currently Nick is co-founder and CEO of MNB Technologies, a small company that develops artificial intelligence-based EDA tools and provides



technical services to the Impulse C user community. Prior to MNB, Nick was the lead staff scientist in Mentor Graphics research into FPGA-accelerated computing and was also a key member of the development and launch team for the IKOS/Mentor VirtuaLogic emulation system. Earlier in his career, Nick was an embedded systems engineering consultant to regional electric power utilities and the top-tier critical care medical apparatus manufacturers. Nick is a medically retired US Naval Officer and further serves his community as an adjunct computer sciences instructor and course development consultant to Indiana's state-wide community college system.

## Scaling 100G Wired Applications with Heterogeneous 3D FPGAs

Next-gen 100G line cards require optical interconnects which are efficiently supported by FPGAs like the Virtex-7.

#### By Ehab Mohsen, Xilinx

To address the insatiable demand for bandwidth, the communications industry is accelerating development of Nx100G line cards for networking systems. In order for equipment manufacturers to scale infrastructure economically and effectively, they must leverage the latest optical interconnect technologies such as CFP2, and in the future CFP4, to increase bandwidth while lowering power and cost.

By working with network developers, Xilinx anticipated this need and developed transceiver- rich, high-performance, programmable devices comprised of heterogeneous silicon die. The technology supports the required 28 gigabits per second (Gb/s) channels for CFP2 optics and delivers optimal signal integrity due to its heterogeneous architecture. With high logic capacity and specific IP for communications applications, these devices provide extensive levels of system integration to usher in the migration to next-generation optics.

#### **Demand for Bandwidth**

Largely driven by streaming video, HD video, cloud computing, and mobile networking, the consumer market's relentless demand for network bandwidth compels the communications industry to double system capacity every three years. Service providers supporting the Internet's backbone must lead the migration to 100G and 400G and stay at the forefront of the latest technologies and standards.

Service providers not only demand more bandwidth but aim to reduce capital and operating expenses. For equipment manufacturers, this means rolling out solutions with leaps in performance, area efficiency, and cost effectiveness over previous generation products.

#### The Move to Next-Generation Optics for Nx100G

Most of today's network infrastructure is connected via optical fiber, hence the bandwidth and cost of optical modules are major development considerations. The type of modules that can be used depends on the architecture of the application's line cards. Three well known optical module standards include SFP+, CFP, and CFP2—each with varying throughput, cost per bit, power efficiency, and form factor:

- Simple form factor pluggable (SFP+) optical modules support 10G optical links and are currently shipping in high volume.
- $\bullet$  C-Form factor pluggable (CFP) modules, also in production, support

100G optical links. Though they consume more power per bit than SFP+, integration to a single 100G fiber greatly reduces complexity and serviceability costs.

• The CFP2 optical module offers the same 100G bandwidth as a CFP, but in half the space, at a reduced cost, and consumes half to twothirds less power.

Because of the 2X bandwidth-per-watt efficiency gained from CFP2 modules over CFP, the industry is eager to move to these optics. Without this technology, the cost of migrating to 100G is prohibitive for many service providers. The need for CFP2 is demonstrated in Figure 1, showing a comparison of optical interfaces as they appear on the faceplate connector of a fixed-width line card. Because service providers postpone upgrading their chassis until economically feasible, network OEMs must strive to provide more capabilities within the same unit area and power envelope. Scaling bandwidth within existing infrastructure is driven by throughput per watt per unit area of optical ports.



Figure 1: Throughput and Power for Line Cards and Face Plate Connectors of Fixed Width

When using SFP+ optical modules to connect 10G optical links, the top faceplate connector shown in Figure 1 can accommodate 48 fiber links. The arrangement in this example provides 480 Gb/s of throughput.

Comparatively, four CFP ports can be designed in the same footprint of 48 SFP+ modules. With each CFP accommodating a single 100G fiber link, this provides a total of 400 Gb/s of bandwidth. Though there is a slight increase in

power, the integration reduces complexity and serviceability.

A CFP2 module, by contrast, provides the same 100G bandwidth of a CFP in half the width while consuming half the power per 100G port. In this example, within the same area, a module could accommodate eight CFP2 ports for an aggregate 800 Gb/s bandwidth within the same 60W power envelope. This is 33% higher bandwidth and power efficiency compared to SFP+ and double the efficiency provided by CFP modules.

## The Challenge of Redesigning the Line Card for Nx100G

Migrating to CFP2 has its benefits, but the need for higher density front plates poses challenges

on the line card itself. Effective integration is needed on the silicon side to support the incoming bandwidth so as not to nullify the power and cost efficiencies promised by a CFP2 transition.

A typical 100G transponder is shown in Figure 2, with an optical interface at one end and a backplane interface at the other. Typically, there is a forward error correction (FEC) block to minimize packet retransmission and framing and mapping functions to handle data transport. Transceiver interfaces such as CAUI are used for chip-to-chip communication, and Interlaken can be used for chip-to-chip or backplane communication.

To redesign the line card for 2X bandwidth, the interface to CPF2 must first be considered, given that it can support 4x25G channels versus the 10x10G channels supported for CFP.

Using simple bit multiplexing, a functional block known as a "gearbox" can convert a 100G interface comprised of 4x25G channels into 10x10G channels, allowing these modules to interface with existing silicon infrastructure. Consequently, the original devices (ASICs, ASSPs, or FPGAs) that operate via 10x10G do not necessarily need to be replaced to support CFP2. The gearbox maps data between the ten and four serial lane interfaces, in both ingress and egress directions. It converts data streams of either four lanes of CAUI4 (4x 25.78G) or OTL4.4 (4x 27.95G) to CAUI (10x 10.3125G) or OTL4.10 (10x 11.18G).

Although the gearbox addresses optics connectivity, it still does not address the 2X bandwidth requirement. If the CFP is replaced by two CFP2 modules, the system either has to support additional components of similar type within the same area or support completely new silicon to support 2x100G throughput. Migrating to new ASSP and NPU architectures can be prohibitive in terms of cost and schedule, and a new implementation using similar components has its own challenges. A re-design of the line card to support 2x100G using similar components and gearbox



Figure 2: Generic 100G Transponder Line Card.



Figure 3: Five Devices Required to Redesign Transponder to Support CFP2 and 2x100G.

ASSPs is shown in Figure 3. The increased number of components requires more area on the PCB. Even if such a layout is feasible, the increase in cost and power consumption can nullify the advantages of a CFP2 migration.

#### **28G Enabled FPGAs as a Solution**

FPGAs play a critical role in networking equipment because of their flexibility and ability to rapidly implement the latest networking standards, even as these standards evolve. FPGAs have also evolved to meet next-generation networking requirements by delivering greater capacity, performance, and features, along with more robust transceivers supporting higher line rates.

To interface to CFP2 modules, FPGAs must provide 25G–28G serial interfaces with support for advanced protocols and interface specifications. These include 100GE, OTU4, 400GE, CAUI, CAUI4, OTL4.4, SFI-S and other standards. A line card without 28G support simply cannot interface to CFP2 optics.

Transceiver support is only half the challenge for successful 28G design. Signal integrity is another consideration at this transmission rate. The CEI-28G specification guiding the electrical specifications for 28G imposes very tight transmit jitter budgets (0.30 UI) on system designers and requires robust equalization techniques in the receiver to build 28G chip-to-optics interfaces.

#### **FPGA "Wired" for Communications Applications**

Xilinx Virtex-7HT FPGAs were designed to match these unique requirements, addressing the bandwidth needs, signal integrity challenges, and integration demands. As a single chip solution enabling Nx100G applications, the Virtex-7 HT FPGA ushers in the transition to CFP2 optical modules.

### **<u>EECatalog</u>** SPECIAL FEATURE

The Virtex-7 family is based on 3D Stacked Silicon Interconnect (SSI) technology, which combines enhanced FPGA die slices known as Super Logic Regions (SLRs) and a passive silicon interposer to create a three dimensional die stack. This interposer implements tens of thousands of die-to-die connections to provide ultra-high inter-die bandwidth with lower power consumption and one fifth the latency of standard I/Os. The device shown in Figure 4 ties together three SLRs fabricated on 28 nm. Next to these SLRs are separate 28G transceiver die. This kind of 3D SSI technology outpaces Moore's law in performance, capacity and power efficiency.



Figure 4: Xilinx Stacked Silicon Interconnect Technology (side view).

## Heterogeneous Silicon for Low Jitter and Noise Isolation

The combination of SSI technology with traditional FPGA SLR slices and 28 Gb/s transceiver slices delivers the world's first heterogeneous device.

Xilinx employs a unique approach to isolate the digital logic from the analog transceiver circuit on the same interposer, as shown in Figure 5—in essence, placing heterogeneous die side-by-side to operate as one integrated device. If this were a monolithic device—the approach of competing solutions—the digital logic region would create a noisy environment that degrades transceiver performance. The electrical isolation of the digital and analog circuits in a heterogeneous device allows for low noise and jitter. This simplifies the job of PCB and layout engineers, accelerates 28G design closure, and reduces board cost.

In addition to noise isolation, the transceiver's jitter performance is improved with a narrowly tuned phase-locked loop (PLL) based on an LC tank design. Unique clocking,



Figure 5: Heterogeneous 3D FPGA Enables Low Jitter 28G Transceiver Design.

clock distribution, and PLL design minimizes jitter across multiple transceivers. Additional design features minimize lane-to-lane skew to support tough optical standards like the Scalable SerDes Framer Interface (SFI-S), which limits acceptable skew to 500 ps.

To compensate for channel loss and maintain signal integrity, Xilinx 28G transceivers employ a programmable main transmit driver, programmable transmit pre-emphasis, and an auto adapting continuous time linear equalizer (CTLE) in the receiver.

> The eye diagram in Figure 6 demonstrates the low jitter and high signal quality of the 28G FPGA transceiver on the Virtex-7 XC7VH580T device. The 28G transceiver presents an open eye without excessive over-equalization.

> The heterogeneous architecture also enables ample transceivers of two types:

• GTH transceivers operate up to 13.1 Gb/s and support optical, chip-to-chip, and backplane connectivity.

• GTZ transceivers deliver up to 28.05 Gb/s for 100G optical networking.



Figure 6: 28 Gb/s Eye Diagram of GTZ Transceiver on the Virtex-7 H580T FPGA.

The Virtex-7 XC7VH870T device offers up to sixteen 28G transceivers—4X the competition—making it uniquely matched to interface to up to four CFP2 modules for 4x100G applications or 400 Gigabit Ethernet. With an additional seventy-two 13.1 Gb/s GTH transceivers on the same device, system designers have multiple options for chip to chip connectivity, including Interlaken, Ethernet, and OTN. With up to 88 transceivers overall, the Virtex-7 HT device is the highest bandwidth FPGA available at 28nm, providing 2.87 terabits per second (Tb/s) of bidirectional throughput.

#### **Gearbox IP to Enable System Integration**

As important as CFP2 connectivity is, the intellectual property (IP) cores needed for the line cards are equally critical. Xilinx provides gearbox IP that handles 4x25G to 10x10G conversion. It also supports a 10x10G-to-10x10G pass-through mode.

### **<u>EECatalog</u>** SPECIAL FEATURE



Figure 7: 2x100G Transponder Using a Single Virtex-7 FPGAs.

While a single Virtex-7 HT FPGA can provide up to 4x100G throughput via its gearbox IP connecting to up to four CFP2 ports, competing FPGA or ASSP solutions can provide only 100G throughput on a single device. As already shown in Figure 3, if an ASSP approach were taken to upgrade the line card, separate gearbox chips would be needed, thereby increasing cost, power consumption, and board complexity.

The other benefit of using an FPGA is flexibility when integrating IP. With Virtex-7 HT devices, designers can take integration to the next level by combining gearbox, Ethernet MAC, OTN transponder, OTN muxponder, Interlaken, differentiating IP, and standard or proprietary chip-to-chip or backplane interfaces (e.g., XAUI, Interlaken) within the FPGA.

#### A Comparison of Two Transponders

A 2x100G line card is shown in Figure 7, where a Virtex-7 HT device is used to integrate the functionality of two gearboxes, a MAC, and Interlaken bridge. The simplicity of this architecture is in stark contrast to the 5-chip alternative in Figure 3. A designer can implement four of these Virtex-7 HT devices, producing an 8x100G system that can interface with eight CFP2 ports. An equivalent scaling of the ASSP implementation would require 20 devices consuming excessive area, increasing PCB cost and power, and likely lengthening the project schedule.

Based on Xilinx estimates of pricing and power consumption of ASSPs advertised on the market, a power-and-cost comparison of the two line card implementations is shown in Table 1. The ASSP-based solution is comprised of five devices, consumes at least 40% additional power and costs 50% more than the FPGA implementation. Unaccounted for is the productivity and time-to-market gain from the simplified layout and integration of a single FPGA.

#### **Enabling CFP2 Connectivity and Beyond**

The market need for higher-bandwidth networking line cards and next-generation optics is real.

ASSP Implementation Costs (vs. Xilinx HT FPGAs)	
Power Consumption	40% or greater
BOM Cost	50% or greater

 Table 1: Power/Cost of ASSP Implementation vs. FPGA-Based 8x100G

 Line Card.

	XC7VH580T	ХС7VH870Т
Logic Cells	580,480	876,160
GTH Transceivers (13G)	48	72
GTZ Transceivers (28G)	8	16
Types of Applications	2x100G	400G

Table 2: Virtex-7 HT Family and Key Types of Applications.

Xilinx is at the forefront of this movement with a heterogeneous architecture that provides the bandwidth and capacity for adopters of 100G and 400G, based on CFP2 optics. Without an FPGA solution of this caliber, the migration would not only be sub-optimal, but costly. By leveraging FPGAs, designers get a level of integration that is two-fold: optical connectivity at the system level and IP integration at the silicon level. By targeting Virtex-7 HT devices, designers achieve the greatest possible port density, protect themselves against evolving standards, and prepare themselves for optics even beyond CFP2.

Ehab Mohsen is a Product Marketing Manager in the FPGA Platform Marketing Group at Xilinx. Prior to Xilinx, Ehab held technical marketing positions at Mentor Graphics and Aptix Corporation. With over 10 years experience in FPGA-related industries, Ehab holds a BSEE from the University of California, Berkeley.



## Solving Today's Design Security Concerns

Here's a practical primer on what designers need to know when using FPGAs.

#### By Steven McNeil, Xilinx

While design security is often thought of in terms of protecting intellectual property (IP), the potential losses extend beyond just the financial. With the expansion of the use of programmable logic beyond commercial markets to avionic and military applications, design security takes on the additional aspects of safety and national security.

Solutions for protecting application data during transmission and storage are well known, but much less attention has been paid to FPGA design security; that is, protecting the FPGA configuration data.

This article describes the various threats to design security and the solutions offered by modern FPGAs.

#### **Information Assurance**

Today's global marketplace has opened up not only new opportunities but new threats as well. These threats range from counterfeiting to espionage and are faced by corporations and governments alike. With our global market, commercial products can be obtained easily, either by legitimate means or simply by theft. Military devices can be obtained through espionage, by the capture of equipment on the battlefield, or even when smart ordinance fails to detonate. This ease of access means that everyone must take design security seriously.

Moreover, with the ever-expanding usage of FPGAs in products and systems of all kinds, FPGAs often form the core of any system. This rise in both the usage and importance of FPGAs in a system make protecting the IP contained in FPGAs as important as protecting the data processed by the FPGA.

As awareness of security threats has grown, the security community in the U.S. has responded with a set of policies and standards that are often the driving force behind design security:

- DoD IA The Department of Defense (DoD) information assurance (IA)—or, more properly, cyber, identity, and information assurance (CIIA)—is a set of policies, standards, and practices set forth to protect and defend defense information and information systems.
- DoD/DoDD 5200 DoD Directive 5200.1-M, Acquisition Systems Protection Program, is a manual prescribing standards, criteria, and methodologies to protect against loss and unauthorized disclosure of essential program information, technologies, and/or systems (EPITS). It is this directive

that drives the development of anti-tamper capabilities for DoD programs.

• FIPS – Federal Information Processing Standards (FIPS) are issued by the National Institute of Standards and Technology (NIST) for use by all non-defense government agencies and contractors.

#### The Threats

There are a range of threats to design security, each threat with its own implications. Some are threats to the financial interests of a company, while others can threaten personal or even national security.

**Reverse Engineering:** Taking an existing product, third parties can probe a design by looking at the layout, the devices used, downloading the firmware, and analyzing the interaction between devices. Using this information, the offenders hope to reconstruct the design, with the goal of using that information to produce their own competing products or assist their future product development. Governments can use this information to either develop effective countermeasures or to produce similar equipment.

**Cloning:** In cloning, the actors (often a criminal enterprise) do not attempt to fully understand and deconstruct the design. The goal is simply to build copies of an existing product, essentially a counterfeit that can then be sold for a greater profit than had the actor gone through the time and expense of product development and marketing. The intent might not necessarily be sinister, but a low-quality product can impact, for example, flight safety.

**Tampering:** When an outside agent attempts to gain unauthorized access to an electronic system, it is referred to as tampering. For example, an actor can try to extract operating data or firmware, or can try to modify firmware in a system in an attempt to compromise or shut down the system.

#### The Weaknesses

There are several ways that systems can be vulnerable to external attacks.

**Complacency**: Probably the largest vulnerability is simple complacency on the part of design teams and companies. Companies can fail to consider design security due either to a lack of time or to the belief that legal protection should be sufficient. As a result, design security is not considered, and

only minimal steps are taken to protect the company's valuable intellectual property.

**Incomplete Security Measures**: Another area of vulnerability is incomplete security measures. For example, a company could implement an anti-tamper detection scheme in a system containing an FPGA to alert end customers to attempted tampering—but if the security measures do not extend to encrypting FPGA bitstreams, then the system is still vulnerable to reverse engineering threats.

Moreover, attention must be paid not just at the device or FPGA level, but at the board and system levels as well, considering potential threats at each level. Clearly, designs need to be thoroughly reviewed to ensure that all aspects of design security are covered.

**Back Doors:** Structures implemented in a design to aid in debug can leave security holes. Analogous to software systems that leave a back door to ease the access of system administrators, hardware design can have holes as well. For example, if left in the design, device debug modes/cores could be used to bypass the normal security and/or anti-tampering measures. While useful during the design phase, such back doors must be removed from the design before final production.

**Design and Device Defects:** Defects in the customer design can leave security holes. For example, illegal/untested states that exist in the design can render it vulnerable. As a result, a design should be thoroughly tested with illegal states examined before releasing the final design.

Similar to design defects, a device could have manufacturing defects that make it vulnerable to an attack. Selecting vendors with thorough testing schemes and advanced quality assurance procedures can greatly minimize this risk.

#### Attacking an FPGA Design

**Bitstream Decoding:** Once an actor has recovered a bitstream, he can attempt to decode it to recover the original netlist as a part of a reverse-engineering effort. Given the sheer size of modern FPGAs and the number of configuration bits involved, recovering an entire design from a bitstream is unlikely, probably requiring the resources of a state actor. In general, the bitstream generation process serves as a type of design obfuscation.

**Spoofing:** A special case of tampering, spoofing occurs when an outside agent replaces all or part of an FPGA bitstream or microprocessor program with its own, either as a part of a reverse engineering program or as an attempt to compromise the system or the attached infrastructure.

**Trojan Horse:** To gain access into a system, an actor can attempt to insert its own logic into the design. The goal can be to access data stored in the FPGA, obtain more knowledge of the overall system, or even to hijack the system.



Figure 1: Separation of FPGA and End Application Design Paths.

Potentially, malicious logic can be inserted into a production system, or the design itself can be compromised during the development process.

**Readback:** Readback allows users to read out bitstream data from an FPGA. The readback bitstream can be used to verify programming and for debugging purposes. The readback bitstream differs from the configuration bitstream in two significant ways:

- It lacks header, footer, and other information needed for configuration.
- It contains additional information on all user memory elements (for example, LUT RAM, SRL16, and block RAM) and potentially the current state of all internal CLB and IOB registers.

While the readback bitstream can potentially be used to recreate the configuration bitstream, there are easier ways to capture the configuration bitstream. It is this latter characteristic that is of much greater concern from a security perspective, because operational data can be recovered.

**Side-Channel:** In a side-channel attack, an actor attempts to use operational characteristics of the design—for example, timing or power—to retrieve keys, learn how to insert faults, or to gain insight into the design.

**Fault Insertion:** This type of attack attempts to cause a circuit to malfunction in an attempt to force the circuit into a test or debug mode, an invalid state, or to output secret data by introducing glitches (analogous to hitting a vending machine in just the right location to cause it to dispense a can of soda). The actor operates the system outside its normal design or environmental operating conditions by varying clock inputs,

	XILINX FPGA FAMILY				
	Virtex-4	Virtex-5	Virtex-6	Spartan-6	7 Series
AES 256-bit encryption (volatile key battery-backed RAM)	Yes	Yes	Yes	LX75/T,	Yes
				LX100/T,	
				LX150/T only	
AES 256-bit encryption	No	No	Yes	LX75/T,	Yes
(nonvolutile key luses)				LX100/T,	
				LX150/T only	
Device DNA	No	No	Yes	Yes	Yes
HMAC bitstream authentication	No	No	Yes	No	Yes
Hardened readback-disabling circuitry	Yes	Yes	Yes	Yes	Yes
Internal key clear	No	Yes	Yes	Yes	Yes
Internal configuration memory clearing (IPROG)	No	Yes	Yes	Yes	Yes
On-chip temperature and voltage monitoring	No	Yes	Yes	No	Yes

Table 1: Xilinx FPGA Family Security Features.

randomly forcing inputs, or varying voltage and temperature. With an FPGA, this type of attack can also include modifying bits within the configuration bitstream in an effort to affect functionality.

This type of attack might be successful against a microprocessor-based system because a glitch can cause steps in the code to be bypassed. Modern hardware design techniques, however, such as completely defining all states and doing a thorough glitch analysis, make this type of attack against FPGAs difficult to implement.

#### **FPGAs as Secure Platforms**

One of the keys to security is compartmentalization—separating confidential data between various organizations to prevent any one person or entity from being able to access all the information. By their very nature, FPGAs are a secure platform for design because device manufacture is separated from end-application design by an original equipment manufacturer (OEM), and end-product manufacture is handled separately. This separation of paths is illustrated in Figure 1.

With an FPGA, therefore, separation of knowledge bases is intrinsic to the nature of the device and its method of implementation:

- The device supplier handles the design and manufacture of the unprogrammed silicon but does not have access to the end application.
- Conversely, the end-application designer does not have access to the details of how the FPGA base device is designed, nor to its internal security structures. The application design engineer sees only a software-abstracted view of the device.
- Product manufacturing can be given only an encrypted bitstream and a bill of material (BOM), and therefore has knowledge neither of the end-application design nor the FPGA design.
- Programming of the bitstream decryption key can be handled in a secure facility separate from product manufacturing—for

### **EECatalog** SPECIAL FEATURE

example, during final test by the OEM or other trusted third party.

In contrast, with a custom device, the endapplication designer and the manufacturer (fab) have complete details of the device structure and function. Additionally, a custom device can be "de-lidded," the process of chemically or mechanically removing one layer at a time. Using this method, the entire design database can be recovered. Performing the same process on an FPGA might recover the structure of the device, but in the unprogrammed state. No customer data is compromised.

#### Conclusion

Table 1 summarizes the wide range of robust security features offered in Xilinx FPGAs. These features help customers build designs that are

not only secure, but resistant to cloning and tampering as well.

These capabilities can be combined in response to various security needs:

- Confidentiality plus anti-cloning protection: AES
- Confidentiality, authentication, plus anti-overbuilding/cloning protection: AES plus HMAC authentication
- Confidentiality, authentication, plus anti-overbuilding/cloning and anti-spoofing protection: HMAC authentication eFUSE key storage
- Confidentiality, anti-overbuilding/cloning protection, plus long shelf life: AES with eFUSE key storage
- Confidentiality and anti-cloning protection for devices without eFuse: Device DNA

Working with an FPGA vendor who understands today's security threats and has experience in secure design is essential.

Mr. Steven McNeil is a Senior Staff Applications Engineer at Xilinx with 20 years of semiconductor experience spanning a wide range from manufacturing and circuit design to customer applications. His expertise is in Information Assurance and design security. Mr. McNeil currently manages an



Applications team in the Aerospace and Defense Division of Xilinx servicing both the Defense and Commercial markets. Previous to his work in Aerospace and Defense, he held positions in Product Engineering and IC Design working on CPLDs and FPGAs. Prior to Xilinx, he worked at Philips Semiconductor in both Process Engineering and Device Failure Analysis. Mr. McNeil holds a BS in Electrical Engineering from the University of New Mexico.

#### **Artix-7 FPGAs**

Supported FPGA/CPLDs: 28nm based-product

The Xilinx Artix<sup>™</sup>-7 FPGA family establishes a new standard for lowest cost and lowest power. Leveraging a common 28nm architecture, Artix-7 delivers over two times the capacity, 30% higher performance, 50% lower power consumption as compared to existing technologies – and is designed to address the demands of high-volume markets.

Artix-7 FPGAs provides higher integration and introduces Agile Mixed Signal capability for the first time in a low-cost FPGA, enabling customization for end user applications. Whether complex analog signal conditioning or simple analog monitoring, the Agile Mixed Signal technology will enable lower system cost, higher system reliability and customization beyond off the shelf analog components.

#### FEATURES & BENEFITS

- Built on a common 28nm architecture designed for maximum power efficiency
- Logic up to 215K logic cell density at lower price points
- A new standard for best cost for higher speed interfaces, including memories and transceivers
- Further cost reduction with the smallest footprint packages, leveraging wire bond chip-scale BGA technology.

## ARTIX 7

#### **TECHNICAL SPECS**

- 740 DSP Slices enabling 930 GMACs of performance
- Up to 16 High Speed serial transceivers supporting line rates up to 6.6 Gbps
- 3.3V capable I/O to enable interfacing to legacy components
- Low Cost wire-bound packaging
- Chip-scale packages for smallest form factor

#### **AVAILABILITY**

Visit www.xilinx.com/artix7 to learn more

#### **APPLICATION AREAS**

Automotive, Consumer, Industrial Automation, Medical Imaging, Wired Communcations, Wireless Communications

#### CONTACT INFORMATION



Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA

408-559-7778 Telephone www.xilinx.com/artix7

#### Kintex-7 FPGAs

Supported FPGA/CPLDs: 28nm based-product

Kintex<sup>™</sup>-7 FPGAs offer high-density logic, high-performance connectivity, memory, and DSP, plus Analog Mixed Signal all to enable higher system-level performance and integration.

Fabricated on a 28nm process, all 7 series FPGAs share a common architecture. This innovation enables design migration across the Artix<sup>™</sup>-7, Kintex-7, and Virtex®-7 FPGA families. System manufacturers can easily scale successful designs to address adjacent markets requiring reduced cost and power or increased performance and capability. The adoption of AMBA 4, AXI4 specification as part of the interconnect strategy supporting Plug-and-Play FPGA design further improves productivity with IP reuse, portability, and predictability.

The **Kintex-7 FPGA KC705 Evaluation Kit** accelerates development and demonstration of radio/baseband, radar, EdgeQAM, triple-rate SDI and other applications for a broad range of markets that demand power-efficient high-speed communications and processing. Features include on-board PCI Express, Analog Mixed Signal (AMS), HDMI video output, and FPGA mezzanine card (FMC) connectors for smooth migration to the 7 series.

The **Kintex-7 FPGA DSP Kit** lets developers rapidly migrate to the 7 series using a platform that fosters innovative and highly differentiated solutions. Designers can reduce schedule risk, shorten time to market, and more quickly focus on adding unique value to solutions targeted for wireless communications infrastructure (remote radio heads, software-defined radio, DPG feedback, and more), aerospace and defense, instrumentation, medical imaging, and general-purpose data acquisition.

#### FEATURES & BENEFITS

- 28nm high-K metal gate (HKMG) process technology and a High-Performance, Low-Power (HPL) approach that drives up power efficiency
- Performance boosting innovations, including industry-leading 1,866 Mbps memory interface; 639 MHz DSP48E1 slices with high-performance filtering capabilities, combined with the six-input look-up table for flexible DSP designs
- Dedicated hard memory Phy implementation provides a simplified interfacing to external DDR memory



- Package optimized to line rate performance
- A flexible, soft controller enabled by high-performance logic for calibration, access methods, and system interfaces

#### **TECHNICAL SPECS**

- 1866 Mbps memory interfaces
- LVDS connectivity at 1.6G
- Up to 1,920 DSP slices
- High-speed PCI Express hard and soft IP
- Integrated hard IP for PCI Express, with full support for PCI Express endpoint and root port configurations
- Hard IP support for up to eight PCI Express Gen1 and Gen2
- Soft IP support for up to eight PCI Express Gen3 channels

#### **AVAILABILITY**

To learn more about Xilinx Kintex-7 FPGAs please visit *www.xilinx.com/kintex7* 

#### **APPLICATION AREAS**

Aerospace/Defense, Consumer, Medical Imaging, Wireless Communcations

#### CONTACT INFORMATION



Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA 408-559-7778 Telephone www.xilinx.com

#### Kintex-7 FPGA KC705 Evaluation Kit

Supported FPGA/CPLDs: Kintex-7 FPGA

The Xilinx Kintex<sup>™</sup>-7 FPGA KC705 Evaluation Kit accelerates development and demonstration of radio/baseband, radar, EdgeQAM, triple-rate SDI, medical imaging and other applications for a broad range of markets that demand power-efficient high-speed communications and processing. In order to help get you to market quicker Xilinx has designed in the ideal feature set including on-board PCI Express, Agile Mixed Signal (AMS), HDMI video output, and FPGA mezzanine card (FMC) connectors for smooth migration to the 7 series.

The second-generation Xilinx Targeted Design Platforms help designers simultaneously deal with decreasing design cycles and increasing design complexity and project scope. Designers can boost productivity and accelerate access to the advanced functionality of Xilinx 7 series FPGAs with a full-featured Kintex-7 evaluation board, Xilinx ISE Design Suite software, and pre-verified reference designs.

#### FEATURES & BENEFITS

- Kintex-7 FPGA family and 28nm leadership drive up performance while slashing price and power
- Integrated evaluation kit boosts developer, productivity with a combination of silicon, software, IP and reference designs
- Unified Architecture provides scalability and migration for maximum design reuse and immediate start on Kintex-7 as well as Artix<sup>™</sup>-7 FPGA designs



#### **TECHNICAL SPECS**

- KC705 Base Board with a XC7K325T-FF900-2 FPGA
- Full seat of Vivado<sup>™</sup> Design Suite: Design Edition.
   Device-locked to the Kintex-7 XC7K325T FPGA
- Reference designs and demonstrations (please see Xilinx.com for latest designs)
- Board Design Files and Documentation including a step-by-step Getting Started Guide
- USB Cables, Ethernet Cable, universal power supply, and AMS Evaluation Card

#### **AVAILABILITY**

To learn more about the Xilinx Kintex-7 KC705 FPGA Evaluation Kit, please visit www.xilinx.com/kc705

#### **APPLICATION AREAS**

Aerospace/Defense, Medical Imaging, Wireless Communications

#### CONTACT INFORMATION



Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA

408-559-7778 Telephone www.xilinx.com/artix7

#### Virtex-7 FPGAs

Supported FPGA/CPLDs: 28nm based-product

Virtex®-7 FPGAs are optimized for advanced systems requiring the highest performance and highest bandwidth connectivity. The Virtex-7 family is one of three product families built on a common 28nm architecture designed for maximum power efficiency and delivers 2X higher system performance at 50% lower power than previous generation FPGAs.

The Virtex-7 2000T FPGA delivers greater than 2X the capacity and bandwidth offered by the largest monolithic devices while delivering the time-to-volume advantages of smaller die. Utilizing innovative 2.5D Stacked Silicon Interconnect (SSI) technology, the Virtex-7 2000T FPGA integrates 2 million logic cells, 6.8 billion transistors and 12.5Gb/s serial transceivers on a single device making it the world's highest capacity FPGA offering unprecedented system integration in addition to ASIC prototyping and ASIC replacement capabilities.

The Xilinx Virtex-7 FPGA VC707 Evaluation Kit gives designers an easy starting point for evaluating and leveraging devices that deliver breakthrough performance, capacity, and power efficiency. Out of the box, this platform speeds time to market for the full-range of Virtex-7 applications including advanced systems for wired and wireless communications, aerospace and defense, medical, and broadcasting.

#### FEATURES & BENEFITS

- Virtex-7 T devices deliver unprecedented levels of capacity and performance enabling ASIC prototyping, emulation and replacement
- Virtex-7 XT devices offer the highest processing bandwidth with high performance transceivers, DSP and BRAM
- Virtex-7 HT devices with integrated 28Gbps serial transceivers offer an unprecedented 2.8Tb/s of serial bandwidth
- Up to 2M logic cell capacity for building massively parallel high-performance circuits enabled by stacked-silicon interconnect (SSI) technology
- Reduced power enabled by new 28nm High- Performance, Low-Power (HPL) process, architectural enhancements, and advanced software

## VIRTEX<sup>7</sup>

#### **TECHNICAL SPECS**

- Up to 2M logic cells, 6.8 billion transistors and 12.5Gb/s serial transceivers on a single device
- Up to 96 transceivers operating at 13.1Gbps, and 16 transceivers operating at 28.05Gbps raise I/O bandwidth to 2.8Tbps
- Up to 3,600 DSP48E1 slices raise DSP performance to 5.3TMACS
- Up to 16 x 28 Gb/s serial transceivers for ultra-high bandwidth applications
- Optimized for next-generation 100G, nx100G and 400G line cards with CFP2 optical interfaces

#### **AVAILABILITY**

To learn more about Xilinx Virtex-7 FPGAs please visit <a href="http://www.xilinx.com/virtex7">www.xilinx.com/virtex7</a>

#### **APPLICATION AREAS**

Aerospace/Defense, Consumer, Data Processing and Storage, Wired Communcations, Networking, financial, life science

#### **CONTACT INFORMATION**



Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA 408-559-7778 Telephone www.xilinx.com

#### Zynq-7000 All Programmable SoC

Supported FPGA/CPLDs: 28nm based-product

The Zynq<sup>™</sup>-7000 family is the leading All Programmable SoC with hardware, software and I/O programmability. This innovative class of product combines an industrystandard ARM® dual-core Cortex<sup>™</sup>-A9 MPCore<sup>™</sup> processing system with Xilinx 28nm programmable logic architecture. This processor-centric architecture delivers a complete embedded processing platform that offers developers ASIC levels of performance and power consumption, the flexibility of an FPGA and the ease of programmability of a microprocessor.

The devices of the Zynq-7000 All Programmable SoC family allow designers to target cost sensitive as well as high-performance applications from a single platform using industry-standard tools. The tight integration of the processing system with programmable logic allows designers to build accelerators and peripherals to speed key functions by up to 10x. ARM architecture and ecosystem maximizes productivity and eases development for software and hardware developers.

Unlike ASICs and ASSPs, Zynq-7000 devices allow designers to modify their design throughout the development phase and after the system is in production. In addition, the Zynq-7000 All Programmable SoC family, with over 3000 interconnections between its processing system and the programmable logic, offers levels of performance that two-chip solutions (ASSP+FPGA) cannot match due to limited I/O bandwidth and limited power budgets.

#### FEATURES & BENEFITS

- Dual ARM Cortex-A9 MPCore
  - Up to 1GHz performance
  - Enhanced with NEON Extension and Single & Double Precision Floating point unit
  - 32kB Instruction & 32kB Data L1 Cache
- Unified 512kB L2 Cache 256kB on-chip Memory
- DDR3, DDR2 and LPDDR2 Dynamic Memory Controller
- 2x QSPI, NAND Flash and NOR Flash Memory Controller
- 2x USB2.0 (OTG), 2x GbE, 2x CAN2,0B 2x SD/SDIO, 2x UART, 2x SPI, 2x I2C, 4x 32b GPIO



- AES & SHA 256b encryption engine for secure boot and secure configuration
- Dual 12bit 1Msps Analog-to-Digital converter
   Up to 17 Differential Inputs
- Advanced Low Power 28nm Programmable Logic:
  - 28k to 350k Logic Cells (approximately 430k to 5.2M of equivalent ASIC Gates)
  - 240KB to 2180KB of Extensible Block RAM
  - 80 to 900 18x25 DSP Slices (58 to 1080 GMACS peak DSP performance)
- PCI Express® Gen2x8 (in largest devices)
- ◆ 154 to 404 User IOs (Multiplexed + SelectIO<sup>™</sup>)
- 4 to 16 12.5Gbps Transceivers (in largest devices)

#### **APPLICATION AREAS**

Automotive, Broadcast, Medical Imaging, Industrial, Aerospace & Defense, Wireless Communications

#### CONTACT INFORMATION



Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA

408-559-7778 Telephone www.xilinx.com/zynq

#### Artix-7 FPGA AC701 Evaluation Kit

Supported FPGA/CPLDs: Artix-7 FPGA

The Artix<sup>™</sup>-7 FPGA AC701 Evaluation Kit features the leading system performance per watt Artix-7 family to get you quickly prototyping for your cost sensitive applications. This includes all the basic components of hardware, design tools, IP, and pre-verified reference designs. This also features a targeted reference design enabling high-performance serial connectivity and advanced memory interfacing equipped with a full license for the Northwest Logic DMA engine.

#### FEATURES & BENEFITS

- Increased system performance featuring the Artix-7 XC7A200T FPGA: up to sixteen 6.6G GTs, 930 GMAC/s, 13Mb BRAM, 1.2Gb/s LVDS, and DDR3-1066
- Enabling programmable system integration: Up to 215K logic cells; AMS integration, and AXI IP
- Small packaging and lower BOM costs
- 65% lower static and 50% lower power than previous generation devices
- Scalable, optimized architecture, comprehensive design tools, and IP for design productivity

#### **TECHNICAL SPECS**

- AC701 evaluation board featuring the XC7A200T-2FBG676CES FPGA
- Targeted Reference Design featuring DDR3, PCIe® and DMA Including a full license for the Northwest Logic DMA
- ◆ AMS 101 evaluation card
- Full seat Vivado<sup>™</sup> Design Suite: Design Edition Device-locked to the Artix-7 XC7A200T FPGA
- Documentation including a step-by-step Getting Started Guide



#### **AVAILABILITY**

For more information about the Artix-7 FPGA AC701 Evaluation Kit please visit www.xilinx.com/ac701

#### **APPLICATION AREAS**

Industrial Automation, Wireless Communications, Software Acceleration, Linux/Android/RTOS development, embedded ARM processing

#### **CONTACT INFORMATION**



Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA 720-480-2698 Telephone www.xilinx.com

#### ZedBoard

#### Supported FPGA/CPLDs: Zynq-7000 All Programmable SoCs

ZedBoard is a low-cost development board for the Xilinx<sup>®</sup> Zynq<sup>™</sup>-7000 SoC. This board contains everything necessary to create a Linux, Android, Windows<sup>®</sup> or other OS/RTOS-based design. Additionally, several expansion connectors expose the processing system and programmable logic I/Os for easy user access. Take advantage of the Zynq – 7000 SoC tightly coupled ARM<sup>®</sup> processing system and 7 series programmable logic to create unique and powerful designs with Zed-Board.

#### FEATURES & BENEFITS

- Low-cost development board for embedded processing applications
- Academic and commercial versions available
- Online support community
- Best-in-class tools, operating system support, and ecosystem (including ARM community)

#### **TECHNICAL SPECS**

- Avnet ZedBoard 7020 baseboard with XC7020-CLG484-1 device
- Memory: 512 MB DDR3, 245 Mb Quad-SPI Flash and 4GB SD Card
- Onboard USB-JTAG programming, 10/100/1000 Ethernet, USB OTG 2.0 and USB-UART, PS & PL I/O expansion (FMC, Pmod<sup>™</sup> Compatible, XADC)
- Multiple displays (1080p HDMI, 8-bit VGA, 128 x 32 OLED) and I<sup>2</sup>S Audio CODEC
- ◆ ISE<sup>®</sup> WebPACK<sup>™</sup> with device-locked ChipScope license

#### **AVAILABILITY**

For the latest information on the ZedBoard, please visit www.zedboard.com



#### **APPLICATION AREAS**

Industrial Automation, Wireless Communications, Software Acceleration, Linux/Android/RTOS development, embedded ARM processing

#### **CONTACT INFORMATION**



Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA 720-480-2698 Telephone more\_info@xilinx.com www.xilinx.com

#### Zynq-7000 SoC ZC702 Evaluation Kit

Supported FPGA/CPLDs: Zynq-7000 All Programmable SoCs

The Xilinx® ZYNQ<sup>™</sup>-7000 SoC ZC702 Evaluation Kit gives developers a complete development platform for prototyping, evaluating and developing Zynq-7000 All Programmable SoC designs. The included targeted reference design jump-starts development, and enables in-depth exercising of the ARM processing system and Xilinx 28nm programmable logic architecture. Additional reference designs and industry-standard FPGA Mezzanine Connectors (FMCs) let developers scale and customize designs using Xilinx and third-party daughter cards to best fit their application and system with this development board. This evaluation kit offers a wide feature set and abundant I/O expandability, to shorten time to market for applications that call for industry-leading performance, feature differentiation, and power efficiency.

#### **FEATURES & BENEFITS**

- Productivity-boosting kit, including silicon, development tools, IP, and reference designs
- Wide feature set, with abundant I/O expandability, to develop solutions for most markets
- Foundation for Zynq-7000 SoC based designs
- Best-in-class tools, operating system support, and ecosystem (including ARM community)

#### **TECHNICAL SPECS**

- ZC702 Evaluation Board featuring the XC7Z020-1CLG484CES device and Analog Mixed Signal evaluation card
- Full seat ISE® Design Suite Embedded Edition device locked
- Step-by-Step Getting Started Guide, Hardware User Guide, and Reference Design/Design Example User Guide
- Schematics and PCB files, Demonstrations, and Board design files
- Cables and power supply



#### **AVAILABILITY**

For the latest information on the Zynq-7000 SoC ZC702 Evaluation Kits visit: www.xilinx.com/ZC702

#### **APPLICATION AREAS**

Aerospace/Defense, Automotive, Industrial Automation, Medical Imaging

#### CONTACT INFORMATION



Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA 720-480-2698 Telephone more\_info@xilinx.com www.xilinx.com

#### Model 71720 3-Channel 200 MHz A/D and 2-Channel 800 MHz D/A with Virtex-7 FPGA - XMC Module

The Onyx Model 71720 3-channel, 200 MHz A/D, 2-channel 800 MHz D/A module is based on the high density Xilinx Virtex-7 FPGA. Pentek is among the first board suppliers to leverage the high-performance, low-power Virtex-7 FPGA family, addressing the most challenging unmanned aerial vehicle (UAV), radar and communications applications.

GateXpress is a sophisticated FPGA-PCIe hardware engine for managing the reconfiguration of the FPGA, representing a major enhancement in the Onyx architecture. At power up, the GateXpress manager immediately presents a PCIe target to the host computer for discovery and enumeration, giving the FPGA time to load from FLASH. This is especially important for larger FPGAs where the loading time can exceed the PCIe discovery window, typically 100 ms on most PCs.

The 71720 architecture supports four independent DDR3 SDRAM memory banks. Each bank is 1 GB deep and is an integral part of the module's DMA capabilities, providing FIFO memory space for creating DMA packets. Built-in memory functions include an A/D data transient capture mode and D/A waveform playback mode. In addition to the factory-installed functions, custom user-installed IP within the FPGA can take advantage of the memories for many other purposes.

For applications that require specialized functions, users can install their own custom IP for data processing using the GateFlow FPGA Design Kit.

#### FEATURES & BENEFITS

- Complete radar and software radio interface solution
- Supports Xilinx Virtex-7 VXT FPGAs
- GateXpress supports dynamic FPGA reconfiguration across PCIe
- Three 200 MHz 16-bit A/Ds
- One digital upconverter

#### **TECHNICAL SPECS**

- Two 800 MHz 16-bit D/As
- ◆ 4 GB of DDR3 SDRAM
- Sample clock synchronization to an external system reference



- LVPECL clock/sync bus for multimodule synchronization
- PCI Express (Gen. 1, 2 & 3) interface up to x8

#### **AVAILABILITY**

Contact Pentek for price and availability.

#### **APPLICATION AREAS**

Aerospace/Defense, Data Processing and Storage, Medical Imaging, Wired Communcations, Wireless Communications.

#### CONTACT INFORMATION

Pentek One Park Way Upper Saddle River, NJ 07458 USA 201-818-5900 Telephone 201-818-5904 Fax www.pentek.com sales@pentek.com

#### Spartan-6 FPGA Evaluation and Development Kits

Supported FPGA/CPLDs: Spartan-6 FPGA

Xilinx and Avnet provide a comprehensive offering of Spartan®-6 FPGA evaluation and development kits that enable designers to achieve an optimum balance of cost, power and performance.

The SP601 Evaluation Kit is a low-cost, entry-level environment for evaluating the Spartan-6 FPGA family with system design capabilities that include DDR2 memory control, flash, Ethernet, general-purpose I/O, and UART to name a few. The SP605 Evaluation Kit is a highly scalable base platform for developing low-cost applications requiring connectivity with high-speed serial transceivers, DDR3 memory control, DVI, parallel linear flash, and Tri-mode Ethernet.

The Xilinx Spartan-6 LX16 Evaluation Kit, featuring Texas Instruments battery management devices and power regulation circuitry and the Cypress PSoC® 3 Programmable System on Chip with embedded 8051 for an ultra-low-power controller. Avnet also offers the full-featured Xilinx Spartan-6 LX150T Development Kit for designing and verifying applications based on the Spartan-6 LXT FPGA family.

The low-cost Spartan®-6 FPGA LX9 MicroBoard is the perfect solution for designers interested in exploring the MicroBlaze<sup>™</sup> soft processor or Spartan-6 FPGAs in general. The kit comes with several pre-built MicroBlaze "systems" allowing users to start software development just like any standard off-the-shelf microprocessor. The included Software Development Kit (SDK) provides a familiar Eclipse-based environment for writing and debugging code.

#### FEATURES & BENEFITS

- ♦ Xilinx SP601 and Avnet LX16 Evaluation Kits feature base board with Spartan-6 LX16 FPGA and ISE® Web-PACK<sup>™</sup> Design Suite (supporting Windows and Linux)
- Xilinx SP605 Evaluation Kit features base board with Spartan-6 LX45T FPGA and ISE Design Suite Logic Edition (device-locked)
- Avnet LX150T Development Kit features base board with Spartan-6 LX150T FPGA and ISE Design Suite Logic Edition (device-locked)
- The Spartan-6 LX-9 MicroBoard kit includes peripherals and expansion interfaces making it the kit ideal for a wide variety of applications. From a system running an RTOS to a Linux-based web server, the Spartan-6 LX9 MicroBoard can help you validate your next design idea.



 Complete with universal power supply, accessory cables, and downloadable documentation with schematics, Gerber files, board BOM, and detailed user guides

#### **TECHNICAL SPECS**

- Xilinx SP601 Evaluation Kit for low-cost Spartan-6 FPGA evaluation and the Xilinx SP605 Evaluation Kit for low-cost connectivity applications
- Avnet LX16 Evaluation Kit for low-power, battery-power applications such as handheld data gathering, human machine interface, and embedded control
- Avnet LX150T Development Kit for PCI Express® bridges, Ethernet/Internet and video applications, and embedded controllers
- All kits feature industry-standard FPGA Mezzanine Card (FMC) connector enabling scaling and customization of base boards for specific application and market needs

#### AVAILABILITY

Available Today! Visit www.xilinx.com/kits

#### **APPLICATION AREAS**

Aerospace/Defense, Automotive, Broadcast, Consumer, Data Processing and Storage, Industrial Automation, Medical Imaging, Wired Communcations, Wireless Communications

CONTACT INFORMATION



Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA 408-559-7778 Telephone more\_info@xilinx.com www.xilinx.com/kits

#### VIRTEX-7 FPGA VC707 EVALUATION KIT

Supported FPGA/CPLDs: Virtex-7 FPGA

The Xilinx Virtex®-7 VC707 FPGA Evaluation Kit provides a highly flexible base platform with an out of the box launch pad to evaluate and leverage designs that deliver breakthrough performance, capacity and power efficiency.

As a Base Level Targeted Design Platform, this kit provides a flexible environment for designs that need to implement a DDR3 memory interface, 10Gigabit Ethernet, PCI Express®, Analog Mixed Signal (AMS) capabilities, and other high-speed serial connectivity. Based on the Virtex-7 VX485T-2 FPGA, the kit is the optimal choice for advanced systems that need the highest performance and highest bandwidth connectivity, including advanced systems for wired and wireless communications, Aerospace and Defense, medical, and broadcasting markets.

The highly flexible kit combines fully integrated hardware, software and IP with pre-verified reference designs that maximize productivity and let designers immediately focus on their unique project requirements.

#### FEATURES & BENEFITS

- Virtex-7 FPGA family and 28nm leadership offering new benchmarks for performance and 50% power savings
- Faster start-up with integrated silicon, software, IP and complete documentation
- Rapid evaluations with Base Reference Designs and other pre-verified examples that exercise device and board features
- Convenient, easy-to-use GUI displays combine results from different implementations



#### **TECHNICAL SPECS**

- VC707 Base Board with Vintex-7 XC7VX485T-2FFG1761 FPGA
- Full seat of Vivado<sup>™</sup> Design Suite: Design Edition. Device-locked to the Virtex-7 XC7VX485T FPGA
- Reference designs and demonstrations (please see Xilinx.com for latest designs) and board design files
- Documentation including a step-by-step Getting Started Guide
- USB Cables, Ethernet Cable, and universal power supply

#### **AVAILABILITY**

For more information about the Virtex-7 FPGA VC707 Evaluation Kit please visit www.xilinx.com/vc707

#### **APPLICATION AREAS**

Wired, Wireless, Aerospace and Defense, Medical, Broadcasting

#### CONTACT INFORMATION



Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA 720-480-2698 Telephone

www.xilinx.com

**FPGA Boards** 

#### Xilinx AMS101 Evaluation Card

Supported FPGA: 28nm based-products

The AMS101 Evaluation Card is part of the Analog Mixed Signal Evaluation (AMS) Platform which allows testing of the Xilinx Analog-to-Digital Converter (XADC). This daughter card can be paired with any Xilinx 7 series or Zynq<sup>™</sup>-7000 All Programmable SoC baseboard (including the Avnet® ZedBoard). 7 series FPGAs each feature two 1 Mega-sample per second (Msps) Xilinx ADCs built into the FPGA or Zynq-7000 SoC. The AMS technology combines the XADC analog measurement with the FPGA logic for simple system monitoring to more signal processing-intensive tasks like linearization, calibration, oversampling, and filtering.

Reference and demo designs are available at www. xilinx.com/ams to validate the XADC's performance, including the internal temperature and supply voltage sensors, signal-to-noise ratio, effective number of bits, linearity, and many other specifications. The AMS101 Evaluation Card includes an on-board 16-bit DAC which provides an analog test source to the XADC. Paired with the AMS Evaluator tool and AMS reference designs, the DAC can supply a precision sine wave or DC signal. The AMS101 Evaluation Card also includes BNC connectors for applying a single differential external signal to the card's gold posts.

#### **FEATURES & BENEFITS**

- AMS101 Evaluation Card plugs into the XADC header available on any of the 7 series or Zynq-7000 SoC baseboard
- AMS101 Evaluation Card pairs with free AMS Evaluator tool for analyzing analog data, internal temperature and voltage measurements, and saving data to a .csv file
- BNC connector included for external signal source connection
- Evaluates XADC 12-bit, 17-channel, 1Msps dual ADCs
- On-board 16-bit dual DAC for analog test signals or external signals supported
- Reference designs supported: AC701, ZC702, KC705, VC707; Demo designs supported: ZC706, Avnet ZedBoard



Visit www.xilinx.com/ams101 for more information and to purchase.

#### **APPLICATION AREAS**

AVAILABILITY

Industrial, Scientific, Medical

#### CONTACT INFORMATION



Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA (408) 559-7778 Telephone www.xilinx.com

#### Zynq-7000 AP SoC Intelligent Drives Platform

Supported FPGA/CPLDs: Zynq-7000 All Programmable SoCs

The Zynq<sup>™</sup>-7000 AP SoC Intelligent Drives Platform provides all the necessary hardware, design tools, IP cores, and reference designs for industrial embedded control systems. The platform is ideal for designs requiring high performance motion control and/or industrial networking capability.

#### FEATURES & BENEFITS

- Single-chip embedded control for industrial automation systems with increased motor efficiency and reduced power consumption
- State-of-the art IP and system-level reference designs including: Motor Control FOC, Sensorless FOC, POWERLINK master, and others

#### **TECHNICAL SPECS**

- Zynq-7000 SoC ZC702 Evaluation Kit including Analog Mixed Signal evaluation card
- Avnet Motor Control FMC, Avnet ISM Networking FMC, and motors
- ISE® Design Suite Embedded Edition
- IP Cores, Hardware validated Reference Designs, Board, and Design Files
- Documentation, Cables, and Power Supply



#### **AVAILABILITY**

Visit www.xilinx.com/intelligentdrives for more information and to purchase.

#### **APPLICATION AREAS**

Industrial Automation

#### CONTACT INFORMATION



Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA 720-480-2698 Telephone more\_info@xilinx.com www.xilinx.com

## Synplify Premier - Fast, Reliable FPGA Implementation and Debug

**Supported FPGAs/CPLDs:** All the major FPGA/CPLD families of devices from Achronix, Microsemi, Altera, Lattice Semiconductor, Silicon Blue and Xilinx are supported

As part of the Synopsys FPGA Design Solution, Synplify Premier software performs FPGA synthesis for programmable devices sold by Microsemi, Achronix, Altera, Lattice Semiconductor, SiliconBlue and Xilinx. The tool delivers the industry's best Quality of Results (QoR), rapid runtimes using incremental synthesis, FAST synthesis mode and automated block-based design. Automatic compile-point technology automatically shortens synthesis runtimes by leveraging multi-core computers. Team-design features allow design team members to perform parallel and distributed development autonomously, further increasing efficiency. The Synplify Premier tool's path-group technology makes design schedules more predictable by delivering results that are reproducible from one run to the next. The tool also delivers block-based RTL synthesis flows which fully integrate with 3rd party FPGA vendor block-based place and route design preservation flows, thereby shortening iteration runtimes, and preserving working, verified parts of the design from one run to the next.

For more information on Synplify Premier and other Synopsys FPGA implementation tools, visit us at www. synopsys.com/fpga

#### FEATURES & BENEFITS

- High reliability design for DO-254 compliance: Automatically implement safe FSMs and TMR insertion.
   Specify portions of the design to be preserved as debug logic or for deliberate redundancy purposes
- Fast synthesis mode: Synthesize even the largest design in a fraction of the time required by other tools
- DesignWare support: Easy ASIC code migration into an FPGA for prototyping. Integration with datapath and building block components in DesignWare IP
- Automatic handling of DSP function: Infer DSP functions from RTL and map into vendor's DSP hardware (e.g.: MACs, DSP48) for improved QoR
- Team-design: Faster design iterations and design preservation. Develop a design in parallel and/or distributed environment using bottom-up or hybrid flow. No floorplanning required



#### **TECHNICAL SPECS**

- Comprehensive language support including Verilog, VHDL, SystemVerilog and mixed-language
- Supports Windows XP Pro and Windows 7 (32/64 bit)
- Supports Linux, RHEL4, RHEL5, and SLES9 (32/64 bit)
- Minimum hardware requirements: CPU 1 GHz speed or better, RAM 2Gb, HDD 300Mb free space

#### **AVAILABILITY**

Synopsys' Synplify Premier FPGA implementation software is available now. Request a free evaluation at www. synopsys.com/fpga

#### **APPLICATION AREAS**

Aerospace/Defense, Automotive, Broadcast, Consumer, Data Processing and Storage, Industrial Automation, Medical Imaging, Wired Communcations, Wireless Communications

#### **CONTACT INFORMATION**



Synopsys, Inc. 700 E. Middlefield Road Mountain View, CA 94043 USA +1-650-584-5000 Telephone fpga@synopsys.com www.synopsys.com/fpga

#### Vivado Design Suite

Supported FPGA/CPLDs: Xilinx All Programmable FPGAs, SoCs and 3D ICs

Programmable devices are at the heart of most systems today, enabling not only programmable logic design, but programmable systems integration. Xilinx has transformed from an FPGA company to an 'All Programmable' company, offering technology from logic and IO to SW programmable ARM® processing systems and beyond.

With the next decade of programmable platforms, comes the next generation design environment that meets the aggressive pace and the need for enhanced productivity. Xilinx introduces the Vivado<sup>™</sup> Design Suite, an IP and system-centric design environment built from the ground up to accelerate productivity for the next generation of 'All Programmable' devices. The new Vivado Design Suite is already proven to accelerate integration and implementation by 4x over traditional design flows, reducing cost by simplifying design and automating, not dictating, a flexible design environment.

Vivado Design Suite provides a highly integrated design environment with acompletely new generation of system-to-IC level tools, all built on the backbone of a shared scalable data model and a common debug environment. It is also an open environment based on industry standards such as AMBA® AXI4 interconnect, IP-XACT IP packaging metadata, the Tool Command Language (Tcl), Synopsys® Design Constraints (SDC) and others that facilitates customized design flows.

Vivado was architected to enable the combination of all types of programmable technologies and scale up to 100M ASIC equivalent gate designs.

#### **FEATURES & BENEFITS**

- Next generation of system-to-IC level tools, built on the backbone of a shared scalable data model and a common debug environment
- 4x productivity advantage drives beyond programmable logic to programmable systems integration
- All Programmable' device support including 3D stacked silicon interconnect technology, ARM processing systems and Analog Mixed Signal (AMS)



#### **TECHNICAL SPECS**

- Vivado Design Suite: WebPACK Edition The No cost, device-limited version of the Vivado Design Suite: Design Edition
- Vivado Design Suite: Design Edition Simplified design integration and implementation. The Design Edition enables new levels of flexibility for designing, integrating, implementing and reusing modules.
- Vivado Design Suite: System Edition The same front-to-back support as Design Edition plus Vivado High-Level Synthesis and System Generator for DSP

#### **AVAILABILITY**

Available Today!

Download today www.xilinx.com/download

#### **CONTACT INFORMATION**



Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA 408-559-7778 Telephone

## Tag-Connect, LLC

#### Tag-Connect Plug-of-Nails™ In-Circuit Programming and JTAG Cables

**Supported FPGA/CPLDs:** Altera, Xilinx, Lattice, Actel, Altium USB JTAG, ARM, ATMEL, Microchip PIC, Renesas, TI DSP, MSP430, etc.

Tag-Connect's Plug-of-Nails<sup>™</sup> cables provide a simple, reliable means of connecting Debuggers, Programmers and Test Equipment to your PCB's while lowering board costs, reducing board space and facilitating efficient production programming.

The patented range of Tag-Connectors eliminates the need for a programming header or other mating connector on every PCB. Instead, Tag-Connect uses tried and tested spring-pins to make a secure con-nection to a tiny footprint of pads and locating holes in your PCB.

The PCB footprints are tiny, a footprint supporting a traditional JTAG connection can be less than 0.02 square inches or about the same size as an 0805 resistor! For example, one solution for ARM Cortex SWD uses roughly one third of the board space of the 10-pin 50 mil Cortex connector.

The Plug-of-Nails<sup>™</sup> Cables are available in a variety of configurations along with a range of adapters providing solutions for most popular FPGA's, MCU's and Programmable Devices. They come in "Legged" and "No Legs" versions, the Legged version has feet that snap into the board holding it securely in position for debugging or a long programming operation while the No Legs version is designed for fast and efficient hand-held operation.

Tag-Connect's Plug-of-Nail™ Connectors have become widely adopted throughout the industry and Tag-Connect footprints can be seen on several high profile demo boards such as Cortex M4 eval boards from TI and Atmel.

#### **FEATURES & BENEFITS**

- Zero Connector Cost Per Board!
- Tiny Footprint!
- No mating connector required on your PCB!
- High-Reliability Spring-Pins for a Secure Connection!
- Save Cost and Space on Every Board! No Header -No Brainer!



#### **TECHNICAL SPECS**

- Available in 6, 10 and 14-pin "Legged" and "No Legs" versions.
- Legged version snaps into the PCB for a prolonged secure connection. No-Legs version is hand-held during a quick programming operation.
- Terminated with standard ribbon connectors or connectors to suite popular Debuggers and Programmers. Even a Mini-HDMI cable for use with Altium's USB JTAG.
- A range of adapters to suite most families of MCU and FPGA.

#### AVAILABILITY

Purchase now at www.Tag-Connect.com. Also available at Digi-Key, Telexsus.com, TheDebugStore.com and others. See website for full details.

#### **APPLICATION AREAS**

Aerospace/Defense, Automotive, Broadcast, Consumer, Data Processing and Storage, Industrial Automation, Medical Imaging, Wired Communcations, Wireless Communications

 CONTACT INFORMATION

 Tag-Connect

 Tag-Connect

 Tag-Connect

 USA

 +1 877 244 4156 Telephone

 +1 877 244 4156 Fax

 sales@Tag-Connect.com

## So Much More Than Gate Arrays

By Mike Santarini, Senior Manager Xcell Journal and Editorial Services

A couple of weeks after I joined Xilinx in 2008, one of my new colleagues gave me an original copy of the press release announcing our first product, the XC2064, which would eventually come to be known as the world's first FPGA. The public release date was November 1, 1985 and the announcement came from legendary Silicon Valley public relations firm Regis McKenna. Every once in a while, I'll pick up the press release and give it another read, because it reminds me how far the FPGA industry has come. The contrast between what FPGAs were like in 1985 and what

they can do today is remarkable so much so that I think many of them have outgrown the moniker "field-programmable gate array." Well, at least the "gate array" part.

It's no easy task naming innovative technologies. Back when Xilinx and Regis McKenna were

launching the XC2064, it appears that they hadn't quite figured out what to call the device. In fact, the headline for the press release reads: "Xilinx Develops New Class of ASIC." Meanwhile, the first paragraph describes the device as follows: "The new device, called a logic cell array, offers a high level of integration together with the versatility of a gate array-like architecture." The release goes on to describe many truly revolutionary features, including "unlimited reprogramming without removal from the system," "64 configurable logic blocks and 58 I/O blocks...[and] 1,000 to 1,500 gate equivalents." These were all quite impressive for the time. Clearly, Xilinx had set its sights on displacing PALs and "bipolar and CMOS programmable products, LS TTL [low-power Schottky transistor-transistor logic] components and gate arrays." Who knew at the time that this new class of device would one day compete with ASICs and consolidate the functions of many chips into one?

I started covering the EE design space in 1995, and so I missed the point in time when these "logic cell array ASICs" became commonly known as field-programmable gate arrays (FPGAs). What's a bit puzzling to me is how "gate array" got into the name? In 1985, the public relations team likely called the devices "a new class of ASIC" because even back then, ASICs were starting to rapidly displace gate arrays. By the time I began writing about electronic design, gate arrays were gone, daddy, gone. I get the field-programmable part. That's an engineering-esque way of saying that the device was reprogrammable. But "gate arrays"? Really?

Certainly, the devices we offer today are so much more than gate arrays that are "reprogrammable". Back in 2008 we began executing on a plan that redefines the possibilities of programmability. At the 28-nanometer mode, we delivered three lines of All Programmable FPGAs (the Virtex-7, Kintex-7 and Artix-7 devices), but didn't stop there. In its 28-nm generation, we also delivered the first homogeneous and heterogeneous All Programmable 3D ICs, which shatter capacity and bandwidth records, respectively.

The new device, called a logic cell array, offers a high level of integration together with the versatility of a gate array-like architecture.

What's more, Xilinx is delivering to customers today the Zynq-7000 All Programmable SoC, which marries an ARM dual-core Cortex-A9 MPCore, programmable logic and key peripherals all on a single device. On top of these silicon innovations, we launched a fresh, state-of-the-art design suite called Vivado to help customers leverage the new device families to achieve new levels of system integration, reduce BOM costs, lower power consumption and speed system performance. Not only do the latest offerings have innovative programmable logic, they also boast programmable I/O, DSP slices and embedded processors, making them also software programmable—they are truly All Programmable, enabling truly reprogrammable systems, not just reprogrammable logic. They certainly are not gate arrays!

Mike Santarini is the publisher of Xilinx's Xcell Journal. Prior to joining Xilinx, Santarini was a senior editor at EDN magazine, EE Times and Integrated System Design magazine. He holds BA in English from Santa Clara, University (1995).



## Nürnberg, Germany **February 26 – 28, 2013 embedded world** 2013 Exhibition & Conference

.. it's a smarter world

Register now for your free entrance ticket:

## embedded-world.de

## **Experience** the future.

embedded world presents the latest technical developments and shows tomorrow's trends today. Make sure of your knowledge lead now!

Exhibition organizer NürnbergMesse GmbH Tel +49 (0) 9 11.86 06-49 12 visitorservice@nuernbergmesse.de Conference organizer WEKA FACHMEDIEN GmbH Tel +49 (0) 89.255 56-13 49 info@embedded-world.eu

Media partners

elektronik net, de computer-automation.de energie-und-technik.de MEDIZIN-mo-elektronik.DE





NÜRNBERG MESSE

## **A Generation Ahead**



All Programmable SoC

All Programmable 3D IC



Next Gen Design Environment



Portfolio: All Programmable FPGAs, SoCs, and 3D ICs available todayProduct: An extra node of performance, power and integrationProductivity: Unmatched time to integration and implementation

**XILINX** ALL PROGRAMMABLE

www.xilinx.com