
GMI Timing and Electrical Specification

Asif Iqbal

asif.iqbal@Eng.sun.com

Sun Microsystems Computer Company

David Fifield, National Semiconductor

Jayant Kadambi, AMD


11 November 1996



Objectives

- Recommend clocking methodology for GMII
- Afford flexibility in clock specification for MAC and PHY designs
- Define GMII timing specification
- Demonstrate compatibility with MII and external serializer-deserializer chip
- Merge Gigabit 10b Interface and MII electrical specifications for GMII


Source Synchronous Clocking Concept:




Implementation I Timing:

$$\text{Cycle Time} = [T_{cq} + dT_{dr}] + [dT_{brd}] + [dT_{rcv} + T_{is}] + [Trsk]$$

T_{cq} is the clock to Q delay; dT_{dr} , dT_{brd} and dT_{rcv} are the timing skews for driver, board and receiver; T_{is} is the Input Setup time; $Trsk$ is the clock risetime skew.




Source Synchronous GMI Clocking: Implementation I




- In PHY, GTX_CLK and PLL clocks have the same frequency but unknown phase relationship.
- Need to account for the synchronization delay in PHY in the Bit Budget calculation.
- Clocking is done at the rising edge only. The setup and hold times are guaranteed based on the delay element.

Source Synchronous GMII Clocking: Implementation II




Data Clocking: Launch at Rising clock edge & latch at the falling clock edge.




- The duty cycle for GTX_CLK needs to be within 40 to 60% and its rise and fall times should be bounded as in Gigabit-10b interface to be from 0.7 to 2.4ns.

GMI Clocking Schematics for MII Compatibility



Clocking for Serializer-Deserializer Compatibility




Implementation I Timing: PLL in SERDES, MAC without PLL

$$\text{Cycle Time} = T_{cid} + T_{co} + T_{brd} + T_{is} + T_{csk} - (T_b - T_a)$$

T_{cid} is the Clock Insertion Delay; T_{co} is the Clock to Data Out including the Output Buffer Delay; T_{brd} is the Board Propagation Delay; T_{is} is the Input Setup time including the Input Buffer delay, T_{csk} is the System Clock Skew including the Sending Clock, Receiving Clock as well as the skew on the board; and the $(T_b - T_a)$ term signifies that clock to SERDES is delayed by 0.5ns compared to that of MAC.

Clocking for Serializer-Deserializer Compatibility



Recommended Timing:


Slow Path: $3.5\text{ns} + 2\text{ns} + 0.5\text{ns} + 1.5\text{ns} + 1\text{ns} - (0.5\text{ns}) = 8\text{ns}$

Slow Path assumes positive clock skew.

Fast Path: $1.8\text{ns} + 1\text{ns} + 0.2\text{ns} - 1\text{ns} - (0.5\text{ns}) = 1.5\text{ns} = \text{Hold Time}$

Fast Path assumes negative clock skew.

Clocking for Serializer-Deserializer Compatibility



Implementation II Timing: PLL in SERDES and MAC

$$\text{Cycle Time} = T_{co} + T_{brd} + T_{is} + T_{csk}$$

$$\text{Slow Path: } 4.5\text{ns} + 1\text{ns} + 1.5\text{ns} + 1\text{ns} = 8\text{ns}$$

Slow Path assumes positive clock skew.

$$\text{Fast Path: } 2\text{ns} + 0.5\text{ns} - 1\text{ns} = 1.5\text{ns} = \text{Hold Time}$$

Fast Path assumes negative clock skew.

GMII Electrical Interface Specification

- Merge the MII electrical specifications in terms of input and output buffer strengths, TTL Level signalling and compatibility with 5V and 3.3V supply voltages with the G-10b interface specifications to make up the GMII DC and AC characteristics.
- Electrical Signalling among MII, GMII and G-10b Interfaces is interoperable. They all use TTL levels for sampling.

Signal Termination

- Like the MII signals, the GMII signals will be source terminated to preserve the signal integrity per the following equation:

R_d (Buffer Impedance) + R_s (Source Termination Impedance = Z_0 (Transmission Line Impedance)

GMII and G-10b Electrical Characteristics

DC Specification

Symbol	Parameter	G-10b Min.	G-10b Max.	GMII Min.	GMII Max
Voh	Output High Voltage	2.4V @ Ioh= -400uA	Vcc @ Ioh= -400uA	2.4V @ Ioh=-4mA	
Vol	Output Low Voltage	GND @ Iol=1mA	0.6V @ Iol=1mA		0.4V @ Iol=4mA
Vih	Input High Voltage	2.0V	5.5V	2.0V	
Vil	Input Low Voltage	GND	0.8V		0.8V
Iih	Input High Current		40uA @Vin=2.4V		200uA @Vin=5.25V
Iil	Input Low Current		-600uA @Vin=0.4V	-20uA @ Vin=0V	
Cin	Input Capacitance		4.0pF		8pF
trc	Clock Risetime	0.7ns (0.8-2.0V)	2.4ns (0.8-2.0V)	0.7ns (0.8-2.0V)	2.4ns (0.8-2.0V)
tfc	Clock Falltime	0.7ns (2.0-0.8V)	2.4ns (2.0-0.8V)	0.7ns (2.0-0.8V)	2.4ns (2.0-0.8V)
trd	Data Risetime	0.7ns (0.8-2.0V)		0.7ns (0.8-2.0V)	
tfd	Data Falltime	0.7ns (2.0-0.8V)		0.7ns (2.0-0.8V)	

Caveat on Board Design

- Due to common signal mappings among G-10b interface, GMII and MII, an implementation of External SERDES and a PHY on the same board would result in the presence of stubs and signal integrity problems.

