Introduction to VHDL

Prepared By : Eng./ M.Ismail



Part (1) : VHDL Code



VHDL → Very high speed integrated circuit Hardware Description Language .

Used in testing using simulation for digital systems .





3.Architecture Bodies



<u>Sequential Statements</u>: Used inside a process, ordering of statements is important, because each statement is executed in order in which it appears.

Concurrent Statements : Executed simultaneously .

Statements inside a process are sequential, processes are concurrent

<u>Process Sensitivity List</u>: Identifies which signals will cause the process to execute " a change in sensitivity list would trigger the process ".

3.1.Behavioral

Ex : 4 bit comparator :



Note :

Process sensitivity
 list → a , b .

2. If statements are sequential .

entity eqcomp4 is Port (a , b : in bit_vector (3downto 0) ; equals : **out bit)**; end eqcomp4; architecture behavioral of eqcomp4 is begin Comp : **Process** (a , b) begin if a = b then equals $\langle = 1' \rangle$; **else** equals <= '0' ; end if end process comp ; end behavioral ;

```
3.2.Data Flow
```

For the 4 bit comparator entity in previous ex :

```
architecture dataflow of eqcomp4 is
```

begin

```
equals <= '1' when (a = b) else '0';
```

end dataflow ;

<u>Note :</u>

- 1. No process is defined .
- 2. Concurrent statements are used " no sequential statements " .

3.3.Structural

Using existed designs → wire between components using reserved word **Portmap**

Ex :

```
U0 : xnor2 portmap ( a , b , X ) ;
```

We will make a structural design using existing components and generate its structural description code " using simulator " .

4.Concurrent Statements



4.Concurrent Statements

3. Conditional Signal Assignment :

architecture archmux of mux is

begin

when S = '00' **then** X <= a

else when S = '01' then X <= b

else when S = '10' **then** X <= c

else X <= d

Note :

In all concurrent statements no processes where defined .

end archmux ;





Part (2) : Simulation

1.Create New Project

Open HDL designer

File > New > Project

File Edit View HDL	Tasks Tools	Options Window	Help	
New		 Design Content 	L 💷 🔚 🦀 🌢	1 🖪 🗹 😰 🛛
Add	`	Project	Viewpoint (Filtered) -	Dont Touch Hidden]
Open	•	Library	уре	Language
Close	•	Test Bench		
Explore Library	L	unt_u_o_ov_ur_∠anra	an component	VHDL '93
		unt_u_d_Zahran	Component	VHDL '93
Page Setup		com	Component	VHDL '93
Print	Ctrl+P	decoder	Component	VHDL '93
Print Hierarchy		encoder	Component	VHDL '93
Document And Visualia	ze 🕨	_full_adder	Component	VHDL '93
Exit		_half_adder	Component	VHDL '93
	time iau	_max	Component	VHDL '93
	🗄 🔚 🚺 lab	_max_case	Component	VHDL '93
101	🗄 👘 🚺 lab	_max_if	Component	VHDL '93
Simulate	🗄 🛄 lab	_mux	Component	VHDL '93
	т — 1 F	SR PR Zahran	Component	VHDL 193

Specify Project name & Location

😯 Creating a New Project	
Please specify information about the new project Name of new project: project_tst Optional short description: Directory in which your project folder will be created: C:\HDS\project_tst Name for the default working library: project_tst_lib Advanced	Browse
Next > Cancel	Help

Press Next

1.Create New Project Cont.

Project summary → Press Next

Create New Design Files

限 Project Summary	,	×	限 Project Content
 Project Directory: Project File: Project description: Default working library: Shared Project File:	C:\HDS\project_tst project_tst.hdp project_tst_lib \$HDS_TEAM_HOME\shared.hdp		You can add the design C Create new design C Add existing design C Open the project
Additional libraries can b	e created via the New Library wizard		

You can add the design data now, or open the project and add them later

Create new design files

Add existing design files

Open the project

Press Finish

1.Create New Project Cont.

$\mathsf{Choose}:\mathsf{VHDL}\;\mathsf{File}\twoheadrightarrow\mathsf{Combined}$

Design Content Creation Wizard - Sp	ecify Content Type 🛛 🔀	🚜 Design Content (
Categories: <add design="" existing="" hdl="" project="" to=""> <add existing="" files="" library="" to=""> Graphical View VHDL File Verilog File Registered View Text File</add></add>	File Types: Entity Architecture Package Header Package Body Configuration	Creating document: VHE In section: Design Files Using template file: vhdL Using filename rule: %(er File Specification Library: proje Entity: HA Architecture: BEH File name: HA_E File case: Press File format: PC
VHDL Entity and Architecture (VHDL files are place Downstream) ✓ Use Templates	ed in a library's HDL mapping, Side Data or	

Specify : Entity , Architecture name

	Content Creation Wizard - Specify HDL File Name/Location
	Creating document: VHDL Entity and Architecture
	In section: Design Files
	Using template file: vhd_combined.vhd
	Using filename rule: %(entity_name)_%(arch_name).vhd
	File Specification
	Library: project_tst_lib
	better lite
	Architecture: BEH_HA
	File name: HA_BEH_HA
	File case: Preserve case
	File format: PC
>	
	K Back Finish Cancel Help
Telp	

Press Finish

1.Create New Project Cont.

In the design manager , you 'll find your entity & architecture

R Design Manager - Project project_tst							
File Edit View H	HDL Tasks Tools Options Windo	w Help					
) 🖆 • 🕫 🗟 • % 🖻 🛍 × 🗗 差 🗹 📖 📰 🔒 🗛 🗗 🗹 🔯 🖳							
Main	Design Explorer [Using viewp	oint : Default Viewp	oint (Filtered) - Dont Tou				
	Design Unit	Туре	Language				
HDL New / Add	□ □ project_tst_lib I → □ → □ → □ → □ → □ → □ → □ → □ → □ →	Component Entity Architecture	VHDL '93 VHDL '93 VHDL '93				



Fill in your entity & architecture

2.Write VHDL Code

Fill in your Half Adder VHDL code

LIBRARY ieee; USE ieee.std logic 1164.all; USE ieee.std logic arith.all; ENTITY HA IS port(a,b:in std logic; Port definition sum,carry:out std logic); END ENTITY HA: ARCHITECTURE BEH HA OF HA IS BEGIN process(a,b) Function description begin sum<=a xor b; carry<=a and b; end process: END ARCHITECTURE BEH HA;

3. Check Errors

Check your code for errors



Activate your component > Select Check

4. Start ModelSim

Compile your code & Simulate



Activate your component Select Simulate This opens ModelSim

4. Start ModelSim

ModelSim Starts > Press OK

Start ModelSim 6.0-6.2	
Design VHDL Verilog SDF	
Library: project_tst_lib	
Design unit: HA	
View DELLUA	
Log file:	Resolution: ns 💌
Host	Mode
• Local	Interactive (GUI)
C Remote Server:	C Command-line
<u>_</u>	C Batch
Edit Server List Refresh	
Enable Communication with HDS	
Exclude PSL (-nopsl)	
🔲 Save simulator invoke replay script in side data	directory
Initialization command (-do)	Browse Cmd File
	Edit Cmd File
Additional simulator arguments:	
[
1	<u> </u>
	OK Cancel

You 'II find in ModelSim your ports , Force an IP and check OP

🕅 ModelSim SE 6.3a	
File Edit View Compile Simulate Add Transcript Tools Layout Debug Window Help	
] 🗋 🖆 🕼 🎒 🖄 🖄 🖄 🖾 🐘 🐘 🐘 🐘 🧏 🚾 🤻 🛛 Help 🦳 🖓 🖓 🖓 🖓 🗱 🕵	
🕇 ሩ 🛸 📑 🛛 100 ns 🗄 🖳 🕼 🔛 🖓 🖓 🗽 🛐 🎦 🔛 Contains 🦳 🧷 🗶 🕅 🖄 La	yout Simu
Workspac H a X Instance Narrie Narrie Narrie Narrie Narrie Std_logic_ std_logic_ standard Ports, signals and variables	
ModelSin	n e

5. Apply IP = Force

To Force a const. IP :



Right click on Port a Select Force Fill in Value = 1

M Force Selected Signal	×
Signal Name: sim:/ha/a Value: 1	-
Kind • Freeze C Drive C Deposit	
Delay For: 0	
Cancel After:	
<u>O</u> K <u>C</u> ance	1

5. Apply IP = Clock

Force an IP clock :



Specify Clock values

M Define Clock	X
Clock Name sim:/ha/b	
offset	Duty 50
Period 100	Cancel
Logic Values High: 1	Low: 0
First Ed	lge © Falling
	OK Cancel

6.Wave Display

Select View > Wave



Wave Display Region Appears



6.Wave Display Cont.

M ModelSim SE 6.3a

Drag Signals from object view list to wave view list

Press Run

File Edit View Compile Simulate Add Objects Tools Layout Debug Window Help 🕹 👑 🙀 🕺 🗋 🚘 🗑 🏭 👔 🛍 🏥 🖄 🗋 🖊 監 陆 📙 🥵 📟 🦧 24 Help 100 ns 🛨 🚉 🚉 😫 🖓 🖓 🛣 🌇 🜇 X∢ ▶X Bì Bì 🛧 🦇 🗼 ! Ef 🗌 0 Contains Run 🔍 🍭 🛞 🔨 🖏 🔃 I 🗱 🏍 I 🌋 Workspac 🗄 🖻 🗙 Objects = 🛲 🖬 🛋 🗙 💼 wave - default 🖲 Instance Name Messages a -**--__** ha 🗲 /ha/a -🎱 line_ b b /ha/b sum 🗾 std logic 🗾 std_logic, 🔷 carry 🔷 /ha/carry 0 🗾 standard

Use Cursor to display signal values at certain instant



7. Working With Blocks

In the following we shall create a full adder from half adder :

To create new design within same library

🚯 Design Manager - Pr	roject pro	oject_tst	i				
File Edit View HDL Ta:	sks Tools	Options	Window	Help			
New	>	Design C	iontent	> 🔯 🕽	- 🔒 🏘	13 🗹	4
Add	•	Project.		Default V	/iewpoint (Filtered)	- Do
Open	•	Library		уре		Lang	uago
Close	•	Test Ber	ich				
Explore Library	۲ I			Lomponent		VHDL	'93
Page Setup							
Print	Ctrl+P						
Print Hierarchy							
Document And Visualize	>						
Exit							

File > New > Design content

We'll create FA from HA using block diagrams



Select Graphical view → Block diagram

Fill in entity name ONLY

🖁 Design Content	Creation Wizard - Spec	ify View Nar	ne/Location	X	🛺 Design Conten
Creating document: Ble You can specify where	ock Diagram 9 you want your file to be placed	ł.			The editor below can You can also use the
- File Specification					the interface later.
Library name:	project_tst_lib			•	Edit your interface he
Øesign Unit name: (Entit y name)	block_FA			•	A Port Nami
View name: (Architecture name)	struct.bd				1 a
					2 D 3 C
					4 s
					5 carry
					6
					1
	< Back Next >	Finish	Cancel	Help	

Fill in Port names for FA , specify Mode & type as shown

Creation Wizard - Specify Interface be used to define the interface. Signals Table which has more features to define or modify в 6 D Mode Түре Bounds IN std_logic IN std_logic IN std_logic OUT std_logic OUT std_logic Finish Cancel Help < Back

The ports you specified are added :



Select Add Component from upper toolbar

Drag two blocks of HA to create your FA





From component browser choose logic > gated OR





Wire all components together



From tool bar > ModelSim Icon > Simulate through components

限 Design Mana	iger - Project project_tst					
File Edit View	HDL Tasks Tools Options Wir	ndow Help		5. C	~	×
🛍 🔸 🖨 / 🎒	💽 - 👗 🖻 💼 🗙 🖻] 🏯 🕰 🖽 🖽	👫 🖪 🗹 🗊 🗍	🖣 - 24 - 🔎 🐼 😵 -	• 😻 • 🕅	- 💆 - 💆 - 🏂 -
Main	Main Design Explorer [Using viewpoint : Default Viewpoint (Filtered) - Dont Touch Hidden]					aunch Pad
	Design Unit	Туре	Language	Time Stamp	57	e 🖒 😚 🔂
HOL	🖃 🛄 project_tst_lib					
	E block_FA	Component	VHDL	Thu May 08 2008 14:55:02	(M)	1
New / Add		Block Diagram	VHDL	Thu May 08 2008 14:55:02	07	Vhat do you want t
_	symbol	Symbol	VHDL	Thu May 08 2008 14:55:02	Generate	and run entire ModelSim flow (Thro
8	HA	Component	VHDL '93	Thu May 08 2008 14:17:46		

Simulation Results :



To display the FA structural code :



View Generated HDL

57		sum : OUT std_logic					
58		;					
59		END COMPONENT;					
60							
61		Optional embedded configurations					
62		pragma synthesis_off					
63		FOR ALL : HA USE ENTITY project_tst_lib.HA;					
64		pragma synthesis_on					
65							
66							
67		BEGIN					
68							
69		ModuleWare code(v1.8) for instance 'U_2' of 'or1'					
70		carry <= carry2 <mark>OR</mark> carry1;					
71							
72		Instance port mappings.					
73		U_O : HA					
74	1	PORT MAP (
75	1	a => a,					
76	1	b => b,					
77		sum => sum,					
78		carry => carry1					
79							
80		U_1 : HA					
81		PORT MAP (
82		a => sum,					
83		b => b1,					
84		sum => s,					
85		carry => carry2					
86);					
87							

Eng./ M.Ismail

88

END struct;