


Component Selector Guide



Altera Corporation, The Programmable Solutions Company™, is a world leader in one of the semiconductor industry's fastest growing segments: high-density programmable logic devices (PLDs). Today's high-density PLDs, used in concert with Altera's desktop software design tools and optimized intellectual property (IP) building blocks, allow electronic systems manufacturers to execute on a single chip the same functionality that previously consumed an entire printed circuit board. From simple glue logic to complex systemon-a-programmable-chip solutions, Altera's devices, development tools and megafunctions ensure you get to market first.

System-on-a-Programmable-Chip Solutions

In today's changing marketplace, time-to-market is the key to success. Altera's product offerings help companies get to market first by addressing a wide range of needs from simple glue logic requirements to the challenges of system-level integration.

Altera offers a range of programmable logic device (PLD) families to fit your needs, including the APEX™, FLEX®, MAX®, and ACEX™ families. Altera® devices are the fastest high-density PLDs available, with in-system speeds of over 200 MHz, clock rates up to 622 MHz, and pin-to-pin delays as fast as 3.5 ns. In addition, Altera devices offer advanced system-level features such as in-system programmability (ISP), support for the Jam™ Standard Test and Programming Language (STAPL), JEDEC Standard JESD-71, and embedded system blocks (ESBs). ESBs can be configured as logic or several different types of memory: dual-port RAM, ROM, FIFOs, or content-addressable memory (CAM).

Altera devices support changing design needs with features such as high-bandwidth, low-voltage I/O standards (e.g., LVDS with performance up to 622 Mbits per second) and MultiVolt™ I/O (which allows easy interfacing between devices in 5.0-V, 3.3-V, 2.5-V, and 1.8-V hybrid systems). Incorporation of phase-locked loops (PLLs) with extensive capabilities also improves I/O performance while enhancing the ability of Altera devices to handle system-level clock management.

Product Families APEX APEX 20K FLEX 1/0 FLEX 10K ACEX FLEX 6000 MAX MAX 9000 MAX 7000 MAX 3000 **Usable Gates** MAX 3000 MAX 7000 MAX 9000 ACFX FLFX 6000 FLFX 10K APFX 20K 30,000-1,500,000 Usable Gates 10,000-150,000 10,000-24,000 600-5,000 600-10.000 6.000-12.000 10,000-250,000 Performance (MHz) 200 200 145 264 125 204 100-484 84-672 144-1020 44-208 84-356 100-256 Pin Count

As a technology leader, Altera utilizes the most advanced CMOS processes as they become available to support reliable manufacturing. This process migration enhances performance and reduces manufacturing costs, enabling Altera to offer faster and more cost-effective devices. Additionally, each process advancement allows for lower power dissipation at a given device density.

Altera devices are available in a broad range of space-saving package options, including thin quad flat pack (TQFP), the innovative, area-efficient, 1.0-mm ball-pitch FineLine BGA™ packages, and 0.8-mm ball-pitch Ultra FineLine BGA packages. Both types of FineLine BGA packages feature SameFrame™ pin-out, which provides migration capability between packages with different ball counts. To complete your design solution, Altera also offers powerful development tools.

Altera's Quartus™ development software offers state-of-the-art features—such as block-level editing, integration with standard source-control software, and expanded support for megafunctions to shorten design cycles. The Quartus software also features SignalTap™ logic analysis, which reduces verification time by enabling engineers to see internal chip signal values during a specified time interval while the system is running at speed. The Quartus software interfaces seamlessly with third-party EDA software tools via NativeLink™ EDA integration. As the industry's first "Internet-aware" development tool, the Quartus software provides up-to-the-minute information and file exchanges, including software updates, license file deliveries, and support services across the Internet.

Altera's MAX+PLUS® II software provides an integrated easy-to-use development tool that supports Altera FLEX, MAX, and ACEX 1K device families. The MAX+PLUS II software is compatible with industry-standard EDA tools and provides direct VHDL, Verilog HDL, and EDIF interfaces.

To further enhance productivity, a variety of MegaCore™ and Altera Megafunctions Partners Program (AMPP™) megafunctions are available. Megafunctions are ready-made, parameterized, pre-tested blocks of intellectual property that are optimized to make efficient use of the architecture of the targeted programmable device.

^{*} Counter frequency (16-bit, up/down loadable counter).

APEX Devices


With densities from 30 thousand to 1.5 million gates (112 thousand to 2.5 million maximum system gates) and clock rates up to 622 MHz, the Altera APEX programmable logic family truly offers complete system-level integration on a single device. Designed to be 64-bit, 66-MHz PCI-compliant, the innovative MultiCore™ architecture combines and enhances the strengths of previous PLD architectures, delivering the ultimate in design integration and efficiency for high performance, system-on-a-programmable-chip applications.

APEX devices enable system integration at unprecedented levels, providing system designers with extensive cost and performance advantages. For example, a single EP20K400E device can integrate all of the components required to build a 1-gigabit Ethernet 8-port switch, including a MIPS-compatible processor core, MAC interfaces, FIFOs, PLLs, memory, CAM, cache memory, and all associated interfaces.



The APEX MultiCore architecture combines logic and embedded memory into a single integrated architecture, eliminating the need for multiple devices, saving board space, and simplifying the

implementation of complex designs. The MultiCore architecture features embedded system blocks (ESBs)



that can implement logic or several types of memory structures, including dual-port RAM, CAM, FIFOs, and ROM. The direct implementation of CAM in embedded silicon provides significant performance improvements for any pattern matching or data searching applications. Signal interconnections are provided by the FastTrack® Interconnect routing structure, which ensures fast, predictable delays.

APEX devices meet the demand for ever-increasing system performance and lower supply voltages by supporting multiple I/O interfacing standards, including

APEX Highlights	APEX Highlights						
FEATURE	BENEFIT						
622-MHz data/clock rates	High-speed interface to provide a true system-level programmable solution						
MultiCore architecture	Integrates LUT logic, product-term logic, and memory into a single architecture						
Embedded system block (ESB)	Implements logic, dual-port RAM, FIFO, ROM, and CAM functions						
PCI compliance	Meets all specifications for 64-bit, 66-MHz PCI compliance and PCI-X support						
Support for emerging I/O standards	Supports LVDS, LVTTL, LVCMOS, GTL+, CTT, AGP, HSTL, LVPECL and SSTL-2/-3 I/O standards						
SignalTap logic analysis	Improves verification of chip functionality						
Density up to 1.5 million gates (2.5 million maximum system gates)	Addresses system-level density needs						
1.8-V and 2.5-V operation	Reduces power consumption						
Up to four phase-locked loops (PLLs)	Supports ClockLock, ClockBoost, and ClockShift circuitry, and 0.01x to 133x clock multiplication with an extended frequency range						
MultiVolt I/O operation	Ideal for mixed-voltage systems						
FineLine BGA packaging	Area-optimized, high-pin-count BGA offerings and packaging migration flexibility						
Vertical and SameFrame migration	Addresses changing density and I/O needs without the need to re-spin the board						

LVTTL, LVCMOS, GTL+, SSTL -2/-3, AGP, HSTL, CTT, and LVPECL as well as LVDS with performance up to 622 Mbits/second. LVDS support has been specifically incorporated as a key high-performance I/O interface solution, and has been explicitly supported via the use of dedicated serial-toparallel conversion circuitry and LVDSoptimized PLLs. LVDS differential signaling also provides high board-level noise immunity and very low power consumption. Whether your design requires a high-speed interface to the PCI bus, high-performance backplane, or fast SDRAM, APEX devices can meet your performance needs. To ensure low power and maintain I/O voltage-level flexibility, APEX devices are offered at supply voltages of 2.5 V and 1.8 V, and all APEX devices support Altera's MultiVolt I/O operation.

To increase system clock rates, APEX devices feature up to four PLLs with output frequencies up to 200 MHz. APEX PLLs support ClockLock™ circuitry for skew reduction, ClockBoost™ circuitry for flexible rate multiplication and division, and ClockShift™ circuitry for extended phase-shift and delay capability. These PLLs can provide improvements within an APEX device, in the interactions of an APEX device with other system components, or even serve as the clock





management circuitry for an entire board-level system, providing improvements for unrelated system components.

Verification of the functionality of an APEX design is made easy with the SignalTap logic analysis capability. The SignalTap logic analysis tool, featured in the Quartus development software and in APEX devices, integrates the functionality of a logic analyzer directly

> into the device, allowing a design team to perform hardware verification on a device running at actual system speed.

APEX devices are offered in a variety of packages, including space-saving 1.0-mm ball-pitch FineLine BGA packages featuring SameFrame pin-out.


FLEX Devices

By combining the time-to-market advantages of PLDs with the density, speed, and cost once associated exclusively with gate arrays, Altera's Flexible Logic Element MatriX (FLEX) devices are the most advanced, high-performance, and cost-effective gate array replacements available today.

FLEX 10K Family

Ranging from 10,000 to 250,000 gates with up to 204-MHz system performance and 66-MHz, 64-bit PCI compliance, FLEX 10K devices combine the flexibility of programmable logic with the performance and density of embedded gate arrays. With its unique logic implementation structures—the embedded array and logic array—FLEX 10K devices revolutionize programmable logic architectures. Also, Altera's MultiVolt I/O operation and space-saving 1.0-mm ball-pitch FineLine BGA packages (featuring SameFrame pin-out) provide a greater level of design flexibility.

Each embedded array consists of embedded array blocks (EABs), which are ideal for ROMs, FIFOs, and asynchronous, synchronous, and dual-port RAM. Each EAB provides up to 4 Kbits of fast-access memory. The logic array contains logic-array blocks (LABs), which consist of eight enhanced logic elements (LEs) that communicate through a local interconnect. Each LE contains a four-input LUT, a programmable register, and dedicated paths for carry and cascade functions.



The FLEX 10K family is the first programmable logic device family with an embedded array.

The 3.3-V FLEX 10KA devices extend the FLEX 10K architecture up to 250,000 gates using a 0.30-micron, four-layer-metal, CMOS SRAM process that further increases performance, lowers power consumption, and lowers costs.

FLEX 10KE devices further enhance the FLEX 10K embedded architecture. Built on a 2.5-V, 0.22-micron, five-layer-metal process, FLEX 10KE devices offer 66-MHz, 64-bit PCI performance, enhanced dual-port RAM capability, phase-locked loop (PLL) circuitry, and a programmable delay option. These enhancements provide new levels of performance and efficiency for a variety of on-chip memory requirements and complex megafunctions.


FLEX 10K Highlights						
FEATURE	BENEFIT					
204-MHz system performance	Programmable solution for today's high-speed, high-bandwidth designs					
66-MHz, 64-bit PCI compliance*	Meets all specifications of the PCI local bus					
Density up to 250,000 gates	Addresses 90% of all gate array design starts					
Dual-port RAM*	Individual read/write ports on EABs for independent read/write capability					
Phase-locked loop (PLL)*	ClockLock and ClockBoost enhance device performance and provide clock multiplication					
Programmable delay option*	Improves I/O performance by providing the option to adjust setup and hold times					
2.5-V/3.3-V/5.0-V device options	Supports multiple operating voltages					
MultiVolt I/O operation	Ideal for mixed-voltage systems					
FineLine BGA packaging	Area-optimized, high-pin-count BGA offering					
Vertical and SameFrame migration	Addresses changing density and I/O needs without the need to re-spin the board					

^{*} FLEX 10KE devices only

FLEX 6000 Family

The FLEX 6000 family—which offers up to 24,000 gates and both 5.0-V and 3.3-V operation—delivers the performance, flexibility and time-to-market of programmable logic at prices that are competitive with gate arrays. FLEX 6000 devices feature the OptiFLEX™ architecture the industry's most efficient PLD architecture ever designed-and bond-pad pitches as small as 3.0 mil (using the advanced µPitch™ technology). Every OptiFLEX architectural feature is targeted at producing maximum performance and utilization in the smallest possible die area. This optimization along with µPitch bond-pad technology produces a die size that is comparable to that of a gate array and allows for a flexible and costeffective PLD alternative to ASICs for highvolume production.

The FLEX 6000 logic array contains LABs composed of 10 LEs that communicate through a fully populated local interconnect structure. The LAB is designed to support LAB interleaving, an innovative feature that gives any LE the flexibility to access the local interconnect of its own LAB and adjacent LABs. LAB interleaving leverages the inherent speed and flexibility of local resources, while optimizing global resource usage within the FLEX architecture.



re-spin the board



The logic array is routed through the Altera patented FastTrack Interconnect architecture. The FLEX 6000 family also supports FastFLEX™ I/O, a feature that provides a direct path from the LE to the I/O pin for fast clock-to-output times and helps meet stringent PCI timing requirements.

Today's designers know that low cost and time-tomarket are critical for market success. In the past, there was an unavoidable tradeoff: use programmable logic

for flexibility or use ASICs for low unit cost. The FLEX 6000 family eliminates this tradeoff by providing low-cost flexibility and high performance from initial prototyping through volume production.

MAX Devices

Altera's MAX device families offer solutions for high-speed applications at competitive prices. The high-performance, high-density MAX devices are based on the advanced Multiple Array MatriX (MAX) architecture and offer densities from 600 to 12,000 usable gates. These devices provide solutions for a broad array of high-performance applications, including simple PLD integration.


MAX 7000 Family

The MAX 7000 family is the fastest programmable-logic solution available in the industry. The CMOS EEPROM-based MAX 7000 devices offer propagation delays as fast as 3.5 ns, producing counter frequencies in excess of 200 MHz. With PCI-compliant, high-performance devices across the entire product line, MAX 7000 devices are ideal for a variety of high-speed applications.

The MAX 7000 family offers a wide selection of high-density devices, ranging from 32 to 512 macrocells. MAX 7000 devices are well-suited for mixed-voltage environments, offering 2.5-V, 3.3-V, and 5.0-V core supply operation with MultiVolt I/O operation that interfaces between 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices. The 2.5-V MAX 7000B family supports advanced I/O standards including GTL+, SSTL-2, and SSTL-3.

MAX 7000 Highlights	
FEATURE	BENEFIT
3.5-ns propagation delays	Supports fast, high-speed state machines and control logic
Support for emerging I/O standards	Supports GTL+, SSTL-2/-3, and I/O standards
PCI compliance	Satisfies PCI bus requirements
600 to 10,000 usable gates (32 to 512 macrocells)	Multiple density options for simple PLD integration
2.5-V/3.3-V/5.0-V device options	Different device options support several operating voltages
In-system programmability (ISP)	Allows for easy prototyping and in-field upgrades, and simplifies manufacturing flow
Supports Jam Standard Test and Programming Language (STAPL), JEDEC Standard JESD-71	Vendor independence, faster programming, and reduced file size
Built-in JTAG support	Simplifies device and system testing
Programmable power-saving mode	Enables >50% power reduction
MultiVolt I/O operation	Ideal for mixed-voltage systems
Ultra FineLine BGA packaging	Area-optimized BGA offering
Vertical and SameFrame migration	Addresses changing density and I/O needs without the need to re-spin the board

MAX 7000B, MAX 7000A, and MAX 7000S devices offer ISP and support the vendor-independent JEDEC-approved Jam STAPL, JEDEC Standard JESD-71. MAX 7000B devices provide 2.5-V ISP, while MAX 7000A and MAX 7000S devices provide 3.3-V and 5.0-V ISP, respectively. ISP enables designers to program a device after it is mounted on a printed circuit board. ISP benefits a manufacturing environment by reducing the risk of lead damage, and benefits a design environment by allowing designers to make enhancements to a system after it has been



MAX 7000A, MAX 7000S, MAX 7000B, MAX 3000A, and MAX 9000 devices provide an industry-standard four-pin JTAG ISP interface for programming a device after it has been mounted on a printed circuit board.

manufactured. Jam STAPL is useful in both embedded processor and automated test equipment (ATE) applications, allowing ISP-capable devices to be programmed with smaller file sizes and in less time. MAX 7000A, MAX 7000B, and MAX 7000S devices also have built-in Joint Test Action Group (JTAG) boundary-scan test circuitry.

Features common to all MAX 7000 devices include global clocking, fast input registers, and programmable slew-rate control. These features allow MAX 7000 devices to address a broad range of system-level applications. High-speed global clocks coupled with 3.5-ns propagation delays and fast setup times create superior system performance with high-speed, device-to-device communication. The programmable slew-rate control allows system noise to be reduced by slowing the switching time of outputs that are not speed-critical. A programmable power-saving feature allows for 50% or greater power reduction in each macrocell.

MAX 9000 Family

The MAX 9000 family, which offers densities from 320 to 560 macrocells, is ideal for high-speed applications, offering pin-to-pin delays as fast as 10 ns with typical in-system performance of 145 MHz (16-bit, up/down loadable counter). The logic array is routed through the Altera patented FastTrack Interconnect architecture. Also, the MAX 9000 family offers PCI compliance.



In addition to high performance and density, MAX 9000 devices offer the latest features to address the most complex design challenges, including ISP, support for built-in JTAG boundary-scan testing, and MultiVolt I/O operations.

MAX 3000A Family

The 3.3-V product-term-based MAX 3000A device family targets high-volume, low-cost designs. The family has an enhanced Jam STAPL, ISP, feature set, supports MultiVolt I/O operation, and ranges in density from 32 to 256 macrocells. With propagation delays as fast as 4.5 ns, MAX 3000A devices provide customers with exceptional performance at the lowest price per macrocell among Altera MAX devices.

MAX 3000A Highlights	
FEATURE	BENEFIT
Low-price	Ideal for low-cost, high volume applications
4.5-ns propagation delays	Provides fast system performance
600 to 5,000 usable gates	Multiple density offerings
In-system programmability (ISP)	Allows for easy prototyping and in-field upgrades, and simplifies manufacturing flow
MultiVolt I/O operation	Ideal for mixed-voltage systems
Supports Jam Standard Test and Programming Language (STAPL)	Ease-of-use for embedded processor and in-circuit testers programming applications

ACEX Devices

Altera's new mid-density, LUT-based ACEX devices are optimized to provide low cost and high performance for price-sensitive volume applications, and are ideal for the communications and consumer marketplaces. Key ACEX applications include products such as cable modems, xDSL modems, low-cost switches, and routers.

ACEX Families

The ACEX initiative consists of two device families, the 2.5-V ACEX 1K family, and the 1.8-V ACEX 2K family. The ACEX 1K family features devices based upon an innovative 0.22-µm/0.18-µm hybrid process, ranging

from 10,000 to 100,000 typical gates. The ACEX 2K family features devices based upon 0.18-μm process technology, ranging from 20,000 to 150,000 typical gates. All ACEX devices are fully 64-bit, 66-MHz PCI-compliant and feature embedded dual-port RAM and advanced packaging technologies such as FineLine BGA packages that support SameFrame pin-out migration capability. ACEX devices support PLL circuitry, and are capable of driving two separate ClockLock and ClockBoost-generated signals for extensive clock management capability. In addition, ACEX 2K supports a wide range of specialized I/O standards, enabling effective high-speed, board-level communication.

ACEX Highlights	
FEATURE	BENEFIT
Low cost	Lowest cost-per-function in the PLD industry
High-volume solution	Ideal for price-sensitive high-volume situations
High performance	High-performance capabilities to support your most challenging application
Targeted at the communications market	Supports features and performance needed in the communications marketplace

Configuration Devices

Altera's configuration devices store configuration data for the SRAM-based APEX, FLEX, and ACEX devices. These devices feature ISP, MultiVolt I/O, operation over a wide density range, small form-factor packages, and fast programming times to support the APEX, FLEX, and ACEX device families.

Configuration Device Family

These devices are manufactured on either an EEPROM or a FLASH process. Altera's FLASH-based devices offer ISP, providing an extra level of flexibility during the prototyping stage.


With density ranges from a 500-kilobit device to the upcoming 9-megabit device, Altera provides the widest range of configuration devices in the industry, allowing for a single-chip configuration solution for almost all APEX, FLEX, and ACEX devices.

All APEX, FLEX, and ACEX devices can control the entire configuration process and retrieve data from configuration devices without the need for an external intelligent controller. Through the MultiVolt interface, Altera configuration devices offer operating voltage support from 1.8 V to 5.0 V. No matter how specific your system needs, an appropriate configuration device solution is available from Altera.

Configuration Device Highlights						
FEATURE	BENEFIT					
High density	Up to 9-Mbit, single-device configuration solutions for the high-density APEX, FLEX, and ACEX devices					
Low cost	Lowest cost-per-bit solution available in the industry					
Operating voltage support for 1.8-V to 5.0-V	Supports multiple operating voltages					
In-system programmability (ISP)	Allows for easy prototyping and in-field upgrades, and simplifies manufacturing flow					

Ordering Altera Devices

The following tables list the devices available for each Altera device family as well as the configuration devices for APEX, FLEX and ACEX devices. The diagram below provides an explanation of Altera part numbers. Use this diagram together with the device tables to select the appropriate device, pin/package options, supply voltage, and speed grade.



APEX 20K Devices								
DEVICE	GATES	PIN/PACKAGE OPTIONS ²	I/O PINS²	SUPPLY VOLTAGE	LOGIC ELEMENTS	RAM BITS	MACROCELLS	
EP20K30E	30,000	144-Pin TQFP, 144-Pin BGA ¹ , 208-Pin PQFP, 324-Pin BGA ¹	92, 108, 128, 128	1.8 V	1,200	24,576	192	
EP20K60E	60,000	144-Pin TQFP, 144-Pin BGA $^{\rm l}$, 208-Pin PQFP, 240-Pin PQFP 324-Pin BGA $^{\rm l}$, 356-Pin BGA	92, 108, 151, 183 204, 204	1.8 V	2,560	32,768	256	
EP20K100	100,000	144-Pin TQFP, 144-Pin BGA $^{\rm l}$, 208-Pin PQFP, 240-Pin PQFP 324-Pin BGA $^{\rm l}$, 356-Pin BGA	101, 106, 159, 189, 252, 252	2.5 V	4,160	53,248	416	
EP20K100E	100,000	144-Pin TQFP, 144-Pin BGA $^{\rm l}$, 208-Pin PQFP, 240-Pin PQFP 324-Pin BGA $^{\rm l}$, 356-Pin BGA	92, 108, 151, 183, 246, 246	1.8 V	4,160	53,248	416	
EP20K160E	160,000	144-Pin TQFP, 208-Pin PQFP, 240-Pin PQFP, 356-Pin BGA 484-Pin BGA $^{\rm 1}$	87, 143, 175, 273, 324	1.8 V	6,400	81,920	640	
EP20K200	200,000	208-Pin RQFP, 240-Pin RQFP, 356-Pin BGA, 484-Pin BGA $^{\rm l}$	144, 174, 279, 382	2.5 V	8,320	106,496	832	
EP20K200E	200,000	208-Pin PQFP, 240-Pin PQFP, 356-Pin BGA, 484-Pin BGA $^{\rm 1}$ 652-Pin BGA, 672-Pin BGA $^{\rm 1}$	136, 168, 273, 376, 376, 376	1.8 V	8,320	106,496	832	
EP20K300E	300,000	240-Pin PQFP, 652-Pin BGA, 672-Pin BGA ¹	152, 408, 408	1.8 V	11,520	147,456	1,152	
EP20K400	400,000	652-Pin BGA, 655-Pin PGA, 672-Pin BGA ¹	502, 502, 502	2.5 V	16,640	212,992	1,664	
EP20K400E	400,000	652-Pin BGA, 672-Pin BGA ¹	488, 488	1.8 V	16,640	212,992	1,664	
EP20K600E	600,000	652-Pin BGA, 672-Pin BGA ¹ , 1020-Pin BGA ¹	488, 508, 624	1.8 V	24,320	311,296	2,432	
EP20K1000E	1,000,000	652-Pin BGA, 672-Pin BGA $^{\!1}$, 984-Pin PGA, 1020-Pin BGA $^{\!1}$	468, 508, 716, 716	1.8 V	38,400	327,680	2,560	
EP20K1500E	1,500,000	652-Pin BGA, 984-Pin PGA, 1020-Pin BGA $^{\mathrm{1}}$	468, 858, 808	1.8 V	51,840	442,368	3,456	

 $[\]begin{array}{ccc} \text{Notes:} & 1 & \text{Space-saving FineLine BGA package.} \\ & 2 & \text{Preliminary. Contact Altera for latest information.} \end{array}$

ACEX 1K Devices								
DEVICE	GATES	PIN/PACKAGE OPTIONS ²	I/O PINS ²	SUPPLY VOLTAGE	LOGIC ELEMENTS	RAM BITS		
EP1K10	10,000	100-Pin TQFP, 144-Pin TQFP, 208-Pin PQFP, 256-Pin BGA ¹	66, 102, 130, 130	2.5 V	576	12,288		
EP1K30	30,000	144-Pin TQFP, 208-Pin PQFP, 256-Pin BGA ¹	102, 147, 171	2.5 V	1,728	24,576		
EP1K50	50,000	144-Pin TQFP, 208-Pin PQFP, 256-Pin BGA ¹ , 484-Pin BGA ¹	102, 147, 186, 249	2.5 V	2,880	40,960		
EP1K100	100,000	208-Pin PQFP, 256-Pin BGA ¹ , 484 Pin BGA ¹	147, 186, 333	2.5 V	4,992	49,152		

 $[\]begin{array}{ccc} \text{Notes:} & 1 & \text{Space-saving FineLine BGA package.} \\ & 2 & \text{Preliminary. Contact Altera for latest information.} \end{array}$

Configuration Devices for APEX, FLEX, and ACEX Products*							
DEVICE	PIN/PACKAGE OPTIONS	SUPPLY VOLTAGE	DESCRIPTION				
EPC1441	8-Pin PDIP, 20-Pin PLCC, 32-Pin TQFP	3.3 or 5.0 V	441-Kbit serial configuration device designed to configure all FLEX devices				
EPC1	8-Pin PDIP, 20-Pin PLCC	3.3 or 5.0 V	1-Mbit serial configuration device designed to configure APEX and FLEX devices				
EPC2	20-Pin PLCC, 32-Pin TQFP	3.3 or 5.0 V	In-system programmable 2-Mbit serial configuration device designed to configure APEX and FLEX devices				
EPC4E	44-Pin TQFP, 100-Pin TQFP, 144-Pin TQFP	1.8 or 2.5 V	In-system programmable 4-Mbit configuration device designed to configure APEX and FLEX devices				
EPC9E	100-Pin TQFP, 144-Pin TQFP	1.8 or 2.5 V	In-system programmable 9-Mbit configuration device designed to configure APEX and FLEX devices				

 $^{^{\}ast}$ Contact Altera for information regarding products currently under development.

FLEX 10K Devices								
DEVICE	GATES	PIN/PACKAGE OPTIONS	I/O PINS	SUPPLY VOLTAGE	SPEED GRADE	LOGIC ELEMENTS	RAM BITS	
EPF10K10	10,000	84-Pin PLCC, 144-Pin TQFP, 208-Pin PQFP	59, 102, 134	5.0 V	-3, -4	576	6,144	
EPF10K10A	10,000	100-Pin TQFP, 144-Pin TQFP, 208-Pin PQFP, 256-Pin ${\rm BGA^1}$	66, 102, 134, 150	3.3 V	-1, -2, -3	576	6,144	
EPF10K20	20,000	144-Pin TQFP, 208-Pin RQFP, 240-Pin RQFP	102, 147, 189	5.0 V	-3, -4	1,152	12,288	
EPF10K30 EPF10K30A	30,000 30,000	208-Pin RQFP, 240-Pin RQFP, 356-Pin BGA 144-Pin TQFP, 208-Pin PQFP, 240-Pin PQFP, 256-Pin BGA ¹ ,	147, 189, 246 102, 147, 189, 191,	5.0 V 3.3 V	-3, -4 -1, -2, -3	1,728 1,728	12,288 12,288	
EPF10K30E	30,000	356-Pin BGA, 484-Pin BGA ¹ 144-Pin TQFP, 208-Pin PQFP, 256-Pin BGA ¹ , 484-Pin BGA ¹	246, 246 102, 147, 176, 220	2.5 V	-1, -2, -3	1,728	24,576	
EPF10K40	40,000	208-Pin RQFP, 240-Pin RQFP	147, 189	5.0 V	-3, -4	2,304	16,384	
EPF10K50 EPF10K50V EPF10K50E	50,000 50,000 50,000	240-Pin RQFP, 356-Pin BGA, 403-Pin PGA 240-Pin PQFP, 356-Pin BGA, 484-Pin BGA ¹ 144-Pin TQFP, 208-Pin PQFP, 240-Pin PQFP, 256-Pin BGA ¹ , 484-Pin BGA ¹	189, 274, 310 189, 274, 291 102, 147, 189, 191, 254	5.0 V 3.3 V 2.5 V	-3, -4 -1, -2, -3, -4 -1, -2, -3	2,880 2,880 2,880	20,480 20,480 40,960	
EPF10K50S	50,000	144-Pin TQFP, 208-Pin PQFP, 240-Pin PQFP, 256-Pin BGA $^{\rm I}$, 356-Pin BGA, 484-Pin BGA $^{\rm I}$	102, 147, 189, 191, 220, 254	2.5 V	-1, -2, -3	2,880	40,960	
EPF10K70	70,000	240-Pin RQFP, 503-Pin PGA	189, 358	5.0 V	-2, -3, -4	3,744	18,432	
EPF10K100 EPF10K100A EPF10K100B EPF10K100E	100,000 100,000 100,000 100,000	503-Pin PGA 240-Pin RQFP, 356-Pin BGA, 484-Pin BGA ¹ , 600-Pin BGA 208-Pin PQFP, 240-Pin PQFP, 256-Pin BGA ¹ 208-Pin PQFP, 240-Pin PQFP, 256-Pin BGA ¹ , 356-Pin BGA, 484-Pin BGA ¹	406 189, 274, 369, 406 147, 189, 191 147, 189, 191, 274, 338	5.0 V 3.3 V 2.5 V 2.5 V	-3, -4 -1, -2, -3 -1, -2, -3 -1, -2, -3	4,992 4,992 4,992 4,992	24,576 24,576 24,576 49,152	
EPF10K130V EPF10K130E	130,000 130,000	599-Pin PGA, 600-Pin BGA 240-Pin PQFP, 356-Pin BGA, 484-Pin BGA $^{\rm l}$, 600-Pin BGA 672-Pin BGA $^{\rm l}$	470, 470 186, 274, 369, 424, 413	3.3 V 2.5 V	-2, -3, -4 -1, -2, -3	6,656 6,656	32,768 65,536	
EPF10K200E EPF10K200S	200,000 200,000	599-Pin PGA, 600-Pin BGA, 672-Pin BGA 1 240-Pin RQFP, 356-Pin BGA, 484-Pin BGA 1 , 600-Pin BGA, 672-Pin BGA 1	470, 470, 470 182, 274, 369, 470, 470	2.5 V 2.5 V	-1, -2, -3 -1, -2, -3	9,984 9,984	98,304 98,304	
EPF10K250A	250,000	599-Pin PGA, 600-Pin BGA	470, 470	3.3 V	-1, -2, -3	12,160	40,960	

Notes: $\ ^{1}$ Space-saving FineLine BGA package.

FLEX 600	FLEX 6000 Devices								
DEVICE	GATES	PIN/PACKAGE OPTIONS	I/O PINS	SUPPLY VOLTAGE	SPEED GRADE	FLIP- FLOPS	LOGIC ELEMENTS		
EPF6010A	10,000	100-Pin TQFP, 144-Pin TQFP	71, 812, 102, 1392	3.3 V	-1, -2, -3	880	880		
EPF6016 EPF6016A	16,000 16,000	144-Pin TQFP, 208-Pin PQFP, 240-Pin PQFP, 256-Pin BGA 100-Pin TQFP, 100-Pin BGA 1 , 144-Pin TQFP, 208-Pin PQFP, 256-Pin BGA 1	117, 171, 199, 204 81, 81, 117, 171, 171	5.0 V 3.3 V	-2, -3 -1, -2, -3	1,320 1,320	1,320 1,320		
EPF6024A	24,000	144-Pin TQFP, 208-Pin PQFP, 240-Pin PQFP, 256-Pin BGA, 256-Pin BGA $^{\rm I}$	117, 171, 199, 218, 218	3.3 V	-1, -2, -3	1,960	1,960		

 $[\]begin{array}{ccc} \text{Notes:} & 1 & \text{Space-saving FineLine BGA package.} \\ & 2 & \text{Preliminary. Contact Altera for latest information.} \end{array}$

MAX 3000	MAX 3000 Devices								
DEVICE	MACROCELLS	PIN/PACKAGE OPTIONS	I/O PINS	SUPPLY VOLTAGE	SPEED GRADE				
EPM3032A	32	44-Pin PLCC/TQFP	34	3.3 V	-4, -7, -10				
EPM3064A	64	44-Pin PLCC/TQFP, 100-Pin TQFP	34, 66	3.3 V	-4, -7, -10				
EPM3128A	128	100-Pin TQFP, 144-Pin TQFP	80, 96	3.3 V	-5, -7, -10				
EPM3256A	256	144-Pin TQFP, 208-Pin PQFP	116, 158	3.3 V	-6, -7, -10				

MAX 7000 Devices								
DEVICE	MACROCELLS	PIN/PACKAGE OPTIONS	I/O PINS	SUPPLY VOLTAGE	SPEED GRADE			
EPM7032S	32	44-Pin PLCC/TQFP	36	5.0 V	-5, -6, -7, -10			
EPM7032AE	32	44-Pin PLCC/TQFP	36	3.3 V	-4, -7, -10			
EPM7032B	32	44-Pin PLCC/TQFP, 48-Pin TQFP, 49-Pin BGA ²	36, 36, 36	2.5 V	-3, -5, -7			
EPM7064S	64	44-Pin PLCC/TQFP, 84-Pin PLCC, 100-Pin TQFP	36, 68, 68	5.0 V	-5, -6, -7, -10			
EPM7064AE	64	44-Pin PLCC/TQFP, 49-Pin BGA 2 , 100-Pin TQFP, 100-Pin BGA 1	36, 40, 68, 68	3.3 V	-4, -7, -10			
EPM7064B	64	44-Pin PLCC/TQFP, 48-Pin TQFP, 49-Pin BGA², 100-Pin TQFP, 100-Pin BGA¹	36, 40, 40, 68, 68	2.5 V	-3, -5, -7			
EPM7128S	128	84-Pin PLCC, 100-Pin PQFP/TQFP, 160-Pin PQFP	68, 84, 100	5.0 V	-6, -7, -10, -15			
EPM7128AE	128	84-Pin PLCC, 100-Pin TQFP, 100-Pin BGA $^1\!$, 144-Pin TQFP, 169-Pin BGA $^2\!$,	68, 84, 84, 100, 100,	3.3 V	-5,-7,-10			
EPM7128B	128	256-Pin BGA ¹ 49-Pin BGA ² , 100-Pin TQFP, 100-Pin BGA ¹ , 144-Pin TQFP, 169-Pin BGA ² , 256-Pin BGA ¹	100 40, 84, 84, 100, 100, 100	2.5 V	-4, -7, -10			
EPM7160S	160	84-Pin PLCC, 100-Pin TQFP, 160-Pin PQFP	64, 84, 104	5.0 V	-6, -7, -10			
EPM7192S	192	160-Pin PQFP	124	5.0 V	-7, -10, -15			
EPM7256S	256	208-Pin PQFP	164	5.0 V	-7, -10, -15			
EPM7256AE	256	100-Pin TQFP, 100-Pin BGA $^{\! 1}, 144$ -Pin TQFP, 208-Pin PQFP, 256-Pin BGA $^{\! 1}$	84, 84, 120, 164, 164	3.3 V	-5, -7, -10			
EPM7256B	256	100-Pin TQFP, 144-Pin TQFP, 169-Pin BGA², 208-Pin PQFP, 256-Pin BGA¹	84, 120, 140, 164, 164	2.5 V	-5, -7, -10			
EPM7512AE	512	144-Pin TQFP, 208-Pin PQFP, 256-Pin BGA ¹ , 256-Pin BGA	120, 176, 212, 212	3.3 V	-7, -10, -12			
EPM7512B	512	100-Pin TQFP, 144-Pin TQFP, 169-Pin BGA², 208-Pin PQFP, 256-Pin BGA¹, 256-Pin BGA	84, 120, 140, 176, 212, 212	2.5 V	-6, -7, -10			

 $\begin{array}{ccc} \text{Note:} & ^{1}\text{ Space-saving FineLine BGA package.} \\ & ^{2}\text{ Ultra FineLine BGA package.} \end{array}$

MAX 9000 Devices								
DEVICE	MACROCELLS	PIN/PACKAGE OPTIONS	I/O PINS	SUPPLY VOLTAGE	SPEED GRADE			
EPM9320A	320	84-Pin PLCC, 208-Pin RQFP, 356-Pin BGA	60, 132, 168	5.0 V	-10			
EPM9320	320	84-Pin PLCC, 208-Pin RQFP, 280-Pin PGA, 356-Pin BGA	60, 132, 168, 168	5.0 V	-15, -20			
EPM9400	400	84-Pin PLCC, 208-Pin RQFP, 240-Pin RQFP	59, 139, 159	5.0 V	-15, -20			
EPM9480	480	208-Pin RQFP, 240-Pin RQFP	146, 175	5.0 V	-15, -20			
EPM9560A	560	208-Pin RQFP, 240-Pin RQFP, 356-Pin BGA	153, 191, 216	5.0 V	-10			
EPM9560	560	208-Pin RQFP, 240-Pin RQFP, 280-Pin PGA, 304-Pin RQFP, 356-Pin BGA	153, 191, 216, 216, 216	5.0 V	-15, -20			



Altera Offices

Altera Corporation 101 Innovation Drive San Jose, CA 95134 USA

Telephone: (408) 544-7000 http://www.altera.com

Altera European Headquarters Holmers Farm Way High Wycombe Buckinghamshire HP12 4XF

United Kingdom

Telephone: (44) 1 494 602 000

Altera Japan Ltd. Shinjuku Mitsui Bldg. 36F 1-1, Nishi-Shinjuku, 2 Chome Shinjuku-ku, Tokyo 163-0436 Japan

Telephone: (81) 3 3340 9480 http://www.altera.com/japan Altera International Ltd. Suites 908-920, Tower 1 MetroPlaza 223 Hing Fong Road Kwai Fong, New Territories Hong Kong

Telephone: (852) 2487 2030

Copyright © 2000 ACEX, Altera Corporation. Altera, AMPP, APEX, APEX, APEX 20K, ClockLock, ClockBoost, ClockShift, FastFLEX, FastTrack, FineLine BGA, FLEX, FLEX 10K, FLEX 10KA, FLEX 10KE, FLEX 8000, FLEX 6000, Jam, MAX, MAX 3000, MAX 3000A, MAX 9000, MAX 9000A, MAX 7000A, MAX 7000A, MAX 7000B, MAX 700B, MAX 70B, M MAX+PLUS II, MultiCore, MultiVoll, NativeLink, OptiFLEX, Quartus, SameFrame, SignalTap, The Altera Advantage, The Programmable Solutions Company, and specific device designations are trademarks and/or service marks of Altera Corporation in the United States and other countries. Other brands or products are trademarks of their respective holders. The specifications contained herein are subject to change without notice. All rights reserved. M-SG-COMP-07