

Features

- Comprehensive Library of Standard Logic Cells
- ATC25 I/O Cells Designed to Operate with $V_{DD} = 2.5V \pm 0.25V$ as Main Target Operating Conditions
- IO33 Pad Library Provides Interface to 3V Environment
- Memory Cells Compiled to the Precise Requirements of the Design
- Compatible with Atmel's Extensive Range of Microcontroller, DSP, Standard Interface and Application Specific Cells

Description

The Atmel ATC25 CBIC family is fabricated on a proprietary 0.25 micron five-layer-metal CMOS process intended for use with a supply voltage of $2.5V \pm 0.25V$. The following table shows the range for which Atmel library cells have been characterized.

Table 1. Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DD}	DC Supply Voltage	Core and Standard I/Os	2.25	2.5	2.75	V
V_{DD3}	DC Supply Voltage	3V Interface I/Os	3	3.3	3.6	V
V_I	DC Input Voltage		0		V_{DD}	V
V_O	DC Output Voltage		0		V_{DD}	V
TEMP	Operating Free Air Temperature Range	Industrial	-40		+85	°C

The Atmel cell libraries and megacell compilers have been designed in order to be compatible with each other. Simulation representations exist for three types of operating conditions. They correspond to three characterization conditions defined as follows:

- MIN conditions:

$$T_J = -40^{\circ}\text{C}$$

$$V_{DD}(\text{cell}) = 2.75\text{V}$$

Process = fast (industrial best case)

- TYP conditions:

$$T_J = +25^{\circ}\text{C}$$

$$V_{DD}(\text{cell}) = 2.5\text{V}$$

Process = typ (industrial typical case)

- MAX conditions:

$$T_J = +100^{\circ}\text{C}$$

$$V_{DD}(\text{cell}) = 2.2\text{V}$$

Process = slow (industrial worst case)

Delays to tri-state are defined as delay to turn off ($V_{GS} < V_T$) of the driving devices. Output pad drain current corresponds to the output current of the pad when the output voltage is V_{OL} or V_{OH} . The output resistor of the pad and the voltage drop due to access resistors (in and out of the die) are taken into account. In order to have accurate timing estimates, all characterization has been run on electrical netlists extracted from the layout database.



Cell-based ASIC

ATC25

Summary



Standard Cell Library SCLib

The Atmel Standard Cell Library, SCLib, contains a comprehensive set of combinational logic and storage cells. The SCLib library includes cells which belong to the following categories:

- Buffers and Gates
- Multiplexers
- Flip-flops
- Scan Flip-flops
- Latches
- Adders and Subtractors

Decoding the Cell Name

The table below shows the naming conventions for the cells in the SCLib library. Each cell name begins with either a two-, three-, or four-letter code that defines the type of cell. This indicates the range of standard cells available.

Table 2. Cell Codes

Code	Description	Code	Description
AD	Adder	INVT	Inverting 3-State Buffer
AH	Half Adder	JK	JK Flip-Flop
AS	Adder/Subtractor	LA	D Latch
AN	AND Gate	MI	Inverting Multiplexer
AOI	AND-OR-Invert Gate	MX	Multiplexer
AON	AND-OR-AND-Invert Gates	ND	NAND Gate
AOR	AND-OR Gate	NR	NOR Gate
BH	Bus Holder	OAI	OR-AND-Invert Gate
BUFB	Balanced Buffer	OAN	OR-AND-OR-Invert Gates
BUFF	Non-Inverting Buffer	OR	OR Gate
BUFT	Non-Inverting 3-State Buffer	ORA	OR-AND Gate
CG	Carry Generator	SD	Multiplexed Scan D Flip-Flop
CLK2	Clock Buffer	SE	Multiplexed Scan Enable D Flip-Flop
DE	D-Enabled Flip-Flop	SRLA	Set/Reset Latches with NAND input
DF	D Flip-Flop	SU	Subtractor
INV0	Inverter	XN	Exclusive NOR Gate
INVB	Balanced Inverter	XR	Exclusive OR Gate

Cell Matrices

The following three tables provide a quick reference to the storage elements in the SCLib library. Note that all storage elements feature buffered clock inputs and buffered output.

Table 3. JK Flip-flops

Macro Name	Set	Clear	1xDrive	2xDrive
JKBRBx	•	•	•	•

Table 4. D Flip-flops

Macro Name	Set	Clear	Enabled D Input	1x Drive	2x Drive	Single Output
DFBRBx	•	•		•	•	
DFCRBx		•		•	•	
DFCRQx		•		•	•	•
DFCRNx		•		•	•	
DFNRBx				•	•	
DFNRQx				•	•	•
DFPRBx	•			•	•	
DEPRQx	•		•	•	•	•
DENRQx			•	•	•	•
DENRBx			•	•	•	
DECRQx		•	•	•	•	•

Table 5. Scan Flip-flops

Macro Name	Set	Clear	1x Drive	2x Drive	Single Output
SDBRBx	•	•	•	•	
SDCRBx		•	•	•	
SDCRNx		•	•	•	•
SDCRQx		•	•	•	•
SDNRBx			•	•	
SDNRNx			•	•	•
SDNRQx			•	•	•
SDPRBx	•		•	•	
SECRQx		•	•	•	•
SENRQx			•	•	•
SEPRQx	•		•	•	•

Input/Output Pad Cell Libraries IO25lib and IO33lib

The Atmel Input/Output Cell Library, IO25lib, contains a comprehensive list of input, output, bidirectional and tristate cells. The ATC25 (2.5V) cell library includes a special set of I/O cells, IO33lib, for interfacing with external 3V devices.

Voltage Levels

The IO25lib library is made up exclusively of low-voltage chip interface circuits powered by a voltage in the range of 2.25V to 2.75V. The library is compatible with the SClib 2.5-volt standard cells library.

Power and Ground Pads

Designers are strongly encouraged to provide three kinds of power pairs for the IO25lib library. These are “AC”, “DC” and core power pairs. AC power is used by the I/O to switch its output from one state to the other. This switching generates noise in the AC power buses on the chip. DC power is used by the I/O to maintain its output in a steady state. The best noise performance is achieved when the DC power buses on the chip are free of noise; designers are encouraged to use separate power pairs for AC and DC power to prevent most of the noise in the AC power buses from reaching the DC power buses. The same power pairs can be used to supply both DC power to the I/Os and power to the core without affecting noise performance.

Table 6. VSS Power Pad Combinations.

Core	Switching I/O	Quiet I/O	Library Cell Name	Signal Name
Vssi	VssAC	VssDC		
•			pv25i00	VSS
	•		pv25a00	VSS
		•	pv25d00	VSS
	•	•	pv25e00	VSS
•		•	pv25b00	VSS
•	•	•	pv25f00	VSS

Table 7. VDD Power Pad Combinations

Core	Switching I/O	Quiet I/O	Library Cell Name	Signal Name
Vddi	VddAC	VddDC		
•			pv25i25	VDD
	•		pv25a25	VDD
		•	pv25d25	VDD
	•	•	pv25e25	VDD
•		•	pv25b25	VDD
•	•	•	pv25f25	VDD

Cell Matrices

Table 8. CMOS Pads

CMOS Cell Name	3-State I/O	Output Only	3-State Output Only	Drive Strength	Pad Sites Used
PC25B01	•			1x	1
PC25B02	•			2x	1
PC25B03	•			3x	1
PC25B04	•			4x	1
PC25B05	•			5x	1
PC25O01		•		1x	1
PC25O02		•		2x	1
PC25O03		•		3x	1
PC25O04		•		4x	1
PC25O05		•		5x	1
PC25T01			•	1x	1
PC25T02			•	2x	1
PC25T03			•	3x	1
PC25T04			•	4x	1
PC25T05			•	5x	1

Table 9. TTL Pads

TTL Cell Name	3-State I/O	Output Only	3-State Output Only	Drive Strength	Pad Sites Used
PT25B01	•			2 mA	1
PT25B02	•			4 mA	1
PT25B03	•			8 mA	1
PT25O01		•		2 mA	1
PT25O02		•		4 mA	1
PT25O03		•		8 mA	1
PT25T01			•	2 mA	1
PT25T02			•	4 mA	1
PT25T03			•	8 mA	1

Table 10. CMOS/TTL Input Only Pad

CMOS Cell Name	Input Levels	Schmitt Input Level Shifter	Non-Inverting	Inverting	Pad Sites Used
PC25D01	CMOS		•		1
PC25D11	CMOS			•	1
PC25D21	CMOS	•	•		1
PC25D31	CMOS	•		•	1

Note: All 3-state I/Os, 3-state output only and input pads are also available with pull-up and pull-down device.

IO33lib Low Slew Rate Cells

The IO33lib cells comprise a series of 2.5V/3.3V input/output pads developed for low supply voltage processes in order to interface 2.5V ASICs to 3.3V environments.

All IO33lib cells are slew rate controlled. Advantage has been taken of the 2.5V to 3.3V level shifter (slow by construction) to reduce the slew rate without reducing speed.

Table 11. IO33lib Pads

3V Interface Pad Name	3-State I/O	Output Only	3-State Output Only	Input Only	Drive Strength	Pad Sites Used
pc33b0x	•				2 mA, 4 mA, 8 mA, 16 mA	1
pc33d00				•		1
pc33o0x		•			2 mA, 4 mA, 8 mA, 16 mA	1
pc33t0x			•		2 mA, 4 mA, 8 mA, 16 mA	1

Note: All 3-state I/Os, 3-state output only and input pads are also available with pull-up and pull-down device.

Table 12. IO33lib Power Pads

Cell Name	Power Bus Connections				Pad Sites Used
	vssi	mixvss	vddi	mixvdd	
pv33e00		•			1
pv33i00	•				1
pv33i25			•		1
pv33e33				•	1
pv33ecrn		•		•	2

Atmel Compiled Megacell Library

The Atmel Compiled Megacell Library enables compilation of megacells for the functions Synchronous RAM, High-range Synchronous RAM, Asynchronous RAM, Asynchronous Dual-port RAM, Asynchronous Two-port RAM and Synchronous ROM, according to the user's precise requirements.

General Characteristics of the Atmel Megacell Compilers

The Atmel megacells can be instanced as often as required in designs and can be used in parallel with cells from all other Atmel CBIC libraries. All the megacell representations required for schematic entry, simulation, place and route, layout generation, and verification are created automatically.

Compiled Synchronous RAM Megacells

General Synchronous RAM Characteristics

The Atmel Synchronous RAM compiler has bidirectional or separate I/O ports, and can be configured in multi-bank form, with a maximum of four banks.

Synchronous RAM Configurations

The range of permitted Synchronous RAM megacell configurations is as follows:

Number of bits	128, .. 144K bits
Number of words	32, .. 8K
Word Size	4, .. 36 bits

Synchronous RAM Example Characteristics

The following table shows the range of performances for particular Synchronous RAM configurations under typical conditions.

Configuration	1K x 8 (8K bits)	2K x 16 (32K bits)	4K x 32 (128K bits)
Density (Kbits/mm ²)	51	58	62
Frequency (MHz)	314	250	175
Dynamic Power (mW/MHz)	0.17	0.36	0.73

Compiled High-range Synchronous RAM Megacells

General High-range Synchronous RAM Characteristics

The Atmel High-range Synchronous RAM compiler has bidirectional or separate I/O ports, and can be configured in multi-bank form, with a maximum of four banks.

High-range Synchronous RAM Configurations

The range of permitted High-range Synchronous RAM megacell configurations is as follows:

Number of bits	16K, .. 2.25M bits
Number of words	2K, .. 32K
Word Size	8, .. 72 bits

High-range Synchronous RAM Example Characteristics

The following table shows the range of performances for particular High-range Synchronous RAM configurations under typical conditions.

Configuration	8K x 8 (64K bits)	16K x 16 (256K bits)	32K x 32 (1M bits)
Density (Kbits/mm ²)	80	84	87
Frequency (MHz)	186	120	71
Dynamic Power (mW/MHz)	0.29	0.55	1.22

Compiled Asynchronous RAM Megacells

General Asynchronous RAM Characteristics

The Atmel Asynchronous RAM compiler has bidirectional or separate I/O ports, and can be configured in multi-bank form, with a maximum of four banks.

Asynchronous RAM Configurations

The range of permitted Asynchronous RAM megacell configurations is as follows:

Number of bits	128, .. 128K bits
Number of words	16, .. 4K
Word Size	8, .. 36 bits

Asynchronous RAM Example Characteristics

The following table shows the range of performances for particular Asynchronous RAM configurations under typical conditions.

Configuration	1K x 8 (8K bits)	2K x 16 (32K bits)	4K x 32 (128K bits)
Density (Kbits/mm ²)	40	40	50
Frequency (MHz)	510	502	326
Dynamic Power (mW/MHz)	0.24	0.38	0.63

Compiled Asynchronous Dual-port RAM Megacells

General Asynchronous Dual-port RAM Characteristics

The Atmel Asynchronous Dual-port RAM has bidirectional or separate I/O ports, and can be configured in multi-bank form, with a maximum of four banks.

Asynchronous Dual-port RAM Configurations

The range of permitted Asynchronous Dual-port RAM Megacell configurations is as follows:

Number of bits	128, .. 16K
Number of words ⁽¹⁾	64, .. 2K
Word Size ⁽¹⁾	2, .. 36 bits

Note: 1. Must be the same for both ports.

Asynchronous Dual-port RAM Example Characteristics

The following table shows the range of performances for particular Asynchronous Dual-port RAM configurations under typical conditions.

Configuration	128 x 8 (1K bits)	256 x 16 (4K bits)	512 x 32 (16K bits)
Density (Kbits/mm ²)	22	32	36
Frequency (MHz)	305	274	248
Dynamic Power (mW/MHz)	0.09	0.31	0.41

Compiled Two-port RAM Megacells

General Two-port RAM Characteristics

The Atmel Asynchronous Two-port RAM can be configured in multi-bank form, with a maximum of four banks, and can be used to achieve FIFO functions.

Two-port RAM Configurations

The range of permitted Asynchronous Two-port RAM Megacell configurations is as follows:

Number of bits	128, .. 36K
Number of words ⁽¹⁾	64, .. 2K
Word Size ⁽¹⁾	2, .. 36 bits

Note: 1. Must be the same for both ports.

Two-port RAM Example Characteristics

The following table shows the range of performances for particular Asynchronous Two-port RAM configurations under typical conditions.

Configuration	256 x 8 (2K bits)	512 x 16 (8K bits)	1K x 32 (32K bits)
Density (Kbits/mm ²)	20	24	27
Frequency (MHz)	385	357	294
Dynamic Power (mW/MHz)	0.06	0.10	0.18

Compiled Synchronous ROM Megacells

General Synchronous ROM Characteristics

The Atmel Synchronous ROM is diffusion programmable and is applicable in low power solutions. It can be configured in multi-bank form, with a maximum of four banks.

Synchronous ROM Configurations

The range of permitted Synchronous ROM Megacell configurations is as follows:

Number of bits	256, .. 512K
Number of words	64, .. 8K
Word Size	4, .. 64 bits

Synchronous ROM Example Characteristics

The following table shows the range of performances for particular Synchronous ROM configurations under typical conditions.

Configuration	2K x 8 (16K bits)	4K x 16 (64K bits)	8K x 32 (256K bits)
Density (Kbits/mm ²)	400	568	669
Frequency (MHz)	300	283	214
Dynamic Power (mW/MHz)	0.13	0.26	0.54



Atmel Headquarters

Corporate Headquarters

2325 Orchard Parkway
San Jose, CA 95131
TEL (408) 441-0311
FAX (408) 487-2600

Europe

Atmel U.K., Ltd.
Coliseum Business Centre
Riverside Way
Camberley, Surrey GU15 3YL
England
TEL (44) 1276-686-677
FAX (44) 1276-686-697

Asia

Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369

Japan

Atmel Japan K.K.
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs

1150 E. Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL (719) 576-3300
FAX (719) 540-1759

Atmel Rousset

Zone Industrielle
13106 Rousset Cedex
France
TEL (33) 4-4253-6000
FAX (33) 4-4253-6001

Fax-on-Demand

North America:
1-(800) 292-8635
International:
1-(408) 441-0732

e-mail

literature@atmel.com

Web Site

<http://www.atmel.com>

BBS

1-(408) 436-4309

© Atmel Corporation 2000.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing ® and/or ™ are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.



Printed on recycled paper.

1306CS-02/00/0M