
Features

- 3.0V to 3.6V Operating Range
- Advanced, High-speed, Electrically-erasable Programmable Logic Device
 - Superset of 22V10
 - Enhanced Logic Flexibility
 - Architecturally Compatible with ATV750B and ATV750 Software and Hardware
- D- or T-type Flip-flop
- Product Term or Direct Input Pin Clocking
- 15 ns Maximum Pin-to-pin Delay with 3V Operation
- Highest Density Programmable Logic Available in 24-pin Package
 - Advanced Electrically-erasable Technology
 - Reprogrammable
 - 100% Tested
- Increased Logic Flexibility
- 42 Array Inputs, 20 Sum Terms and 20 Flip-flops
- Enhanced Output Logic Flexibility
 - All 20 Flip-flops Feed Back Internally
 - 10 Flip-flops are also Available as Outputs
- Programmable Pin-keeper Circuits
- Dual-in-line and Surface Mount Package in Standard Pinouts
- Commercial and Industrial Temperature Ranges
- 20-vear Data Retention
- 2000V ESD Protection
- 1000 Erase/Write Cycles

Block Diagram



Description

Pin Name

CLK

IN

I/O

VCC

*

The Atmel "750" architecture is twice as powerful as most other 24-pin programmable logic devices. Increased product terms, sum terms, flip-flops and output logic configurations translate into more usable gates. High-speed logic and uniform, predictable delays guarantee fast in-system performance. The ATF750LVC is a high-performance

Pin Configurations

Function

Logic Inputs

3V Supply

Bi-directional Buffers

No Internal Connection

Clock

P/\$	SOIC/TSSOP	

(continued)

DIP/	SOIC/TSS	OP		PLCC	
	3 22 4 21 5 20 6 19 7 18 8 17 9 16 10 15 11 14	VCC VO VO VO VO VO VO VO VO VO VO VO NO	N N N N N N N N N N N N N N N N N N N	14 15 16 16 17 28 28 10 27 10 27 10 27 10 27 10 27 10 28 10 27 20 28 10 22 20 20 20 20 20 20 20 20 20 20 20 20	0 1 2 2 2 1 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0



High-speed Complex Programmable **Logic Device**

ATF750LVC

Rev. 1447B-02/00





CMOS (electrically-erasable) complex programmable logic device (CPLD) that utilizes Atmel's proven electrically-erasable technology.

Each of the ATF750LVC's 22 logic pins can be used as an input. Ten of these can be used as inputs, outputs or bidirectional I/O pins. Each flip-flop is individually configurable as either D- or T-type. Each flip-flop output is fed back into the array independently. This allows burying of all the sum terms and flip-flops.

There are 171 total product terms available. There are two sum terms per output, providing added flexibility. A variable format is used to assign between four to eight product

terms per sum term. Much more logic can be replaced by this device than by any other 24-pin PLD. With 20 sum terms and flip-flops, complex state machines are easily implemented with logic to spare.

Product terms provide individual clocks and asynchronous resets for each flip-flop. Each flip-flop may also be individually configured to have direct input pin controlled clocking. Each output has its own enable product term. One product term provides a common synchronous preset for all flipflops. Register preload functions are provided to simplify testing. All registers automatically reset upon power-up.

Absolute Maximum Ratings*

Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +4.6V ⁽¹⁾
Voltage on Input Pins with Respect to Ground During Programming2.0V to +14.0V ⁽¹⁾
Programming Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾


- *NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Note: 1. Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V DC, which may overshoot to 4.6V for pulses of less than 20 ns.

DC and AC Operating Conditions


5V Operation	Commercial	Industrial
Operating Temperature (Ambient)	0°C - 70°C	-40°C - +85°C
V _{CC} Power Supply	3.0V ± 3.6V%	3.0V ± 3.6V%


ATF750LVC

Clock Mux



Output Options





Bus-friendly Pin-keeper Input and I/Os


All input and I/O pins on the ATF750LVC(L) have programmable "pin-keeper" circuits. If activated, when any pin is driven high or low and then subsequently left floating, it will stay at that previous high or low level.

This circuitry prevents unused input and I/O lines from floating to intermediate voltage levels, which cause unnecessary power consumption and system noise. The keeper circuits eliminate the need for external pull-up resistors and eliminate their DC power consumption.


Enabling or disabling of the pin-keeper circuits is controlled by the device type chosen in the logic compiler device selection menu. Please refer to the software compiler table for more details. Once the pin-keeper circuits are disabled, normal termination procedures are required for unused inputs and I/Os.

Synario	Wincupl	Pin-keeper Circuit
ATF750LVC	V750C	Disabled
ATF750LVC (PPK)	V750CPPK	Enabled

Input Diagram



I/O Diagram







DC Characteristics

Symbol	Parameter	Condition			Min	Тур	Мах	Units
ILI	Input Load Current	$V_{IN} = -0.1V$ to V_{CC}	$V_{IN} = -0.1V$ to $V_{CC} + 1V$				10	μA
I _{LO}	Output Leakage Current	$V_{OUT} = -0.1V$ to $V_{CC} + 0.1V$					10	μA
		V _{CC} = Max,		Com.		65	90	mA
I _{CC}	Power SupplyV _{IN} = Max,Current, StandbyOutputs Open		Ind.		70	100	mA	
I _{OS} ⁽¹⁾⁽²⁾	Output Short Circuit Current	V _{OUT} = 0.5V				-120	mA	
V _{IL}	Input Low Voltage	$3.0 \le V_{CC} \le 3.6V$		-0.6		0.8	V	
V _{IH}	Input High Voltage				2.0		V _{CC} + 0.75	V
			I _{OL} = 16 mA	Com., Ind.			0.5	V
V _{OL}	Output Low Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $V_{CC} = Min$	I _{OL} = 12 mA	Mil.			0.5	V
	Volkago	$I_{OL} = 24 \text{ mA}$	I _{OL} = 24 mA	Com.			0.8	V
V _{OH}	Output High Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $V_{CC} = Min$	I _{OH} = -2.0 mA		2.4			V

Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

2. This test is performed at initial characterisation only.


Input Test Waveforms and Measurement Levels



316 Ω


348 Ω

50pF



 $t_{\rm R}, t_{\rm F}$ < 3 ns (10% to 90%)





Note: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.

AC Characteristics, Product Term Clock⁽¹⁾


			-15		
Symbol	Parameter	Min	Min Max		
t _{PD}	Input or Feedback to Non-registered Output		15	ns	
t _{EA}	Input to Output Enable		15	ns	
t _{ER}	Input to Output Disable		15	ns	
t _{co}	Clock to Output	5	12	ns	
t _{CF}	Clock to Feedback	5	9	ns	
t _s	Input Setup Time	8		ns	
t _{SF}	Feedback Setup Time	7		ns	
t _H	Hold Time	5		ns	
t _P	Clock Period	14		ns	
t _w	Clock Width	7		ns	
	External Feedback 1/(t _S + t _{CO})		50	MHz	
f _{MAX}	Internal Feedback 1/(t _{SF} + t _{CF})		62	MHz	
	No Feedback 1/(t _P)		71	MHz	
t _{AW}	Asynchronous Reset Width	15		ns	
t _{AR}	Asynchronous Reset Recovery Time	15		ns	
t _{AP}	Asynchronous Reset to Registered Output Reset		15	ns	
t _{SP}	Setup Time, Synchronous Preset	8		ns	

Note: 1. See ordering information for valid part numbers.





AC Waveforms, Input Pin Clock⁽¹⁾




Notes: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.

AC Characteristics, Input Pin Clock

		-			
Symbol	Parameter	Min Max		Units	
t _{PD}	Input or Feedback to Non-registered Output		15	ns	
t _{EA}	Input to Output Enable		15	ns	
t _{ER}	Input to Output Disable		15	ns	
t _{cos}	Clock to Output	0	10	ns	
t _{CFS}	Clock to Feedback	0	5.5	ns	
t _{ss}	Input Setup Time	8		ns	
t _{SFS}	Feedback Setup Time	7		ns	
t _{HS}	Hold Time	0		ns	
t _{PS}	Clock Period	12		ns	
t _{ws}	Clock Width	6		ns	
	External Feedback 1/(t _{SS} + t _{COS})		55	MHz	
f _{MAXS}	Internal Feedback 1/(t _{SFS} + t _{CFS})		80	MHz	
	No Feedback 1/(t _{PS})		83	MHz	
t _{AW}	Asynchronous Reset Width	15		ns	
t _{ARS}	Asynchronous Reset Recovery Time	15		ns	
t _{AP}	Asynchronous Reset to Registered Output Reset		15	ns	
t _{SPS}	Setup Time, Synchronous Preset	11		ns	

ATF750LVC




Functional Logic Diagram ATF750LVC, Upper Half





Functional Logic Diagram ATF750LVC, Lower Half



Using the ATF750LVC's Many Advanced Features

The ATF750LVC's advanced flexibility packs more usable gates into 24-pins than any other logic device. The ATF750LVCs start with the popular 22V10 architecture, and add several enhanced features:

- Selectable D- and T-type Registers Each ATF750LVC flip-flop can be individually configured as either D- or T-type. Using the T-type configuration, JK and SR flip-flops are also easily created. These options allow more efficient product term usage.
- Selectable Asynchronous Clocks

Each of the ATF750LVC's flip-flops may be clocked by its own clock product term or directly from Pin 1 (SMD Lead 2). This removes the constraint that all registers must use the same clock. Buried state machines, counters and registers can all coexist in one device while running on separate clocks. Individual flip-flop clock source selection further allows mixing higher performance pin clocking and flexible product term clocking within one design.

- A Full Bank of Ten More Registers The ATF750LVC provides two flip-flops per output logic cell for a total of 20. Each register has its own sum term, its own reset term and its own clock term.
- Independent I/O Pin and Feedback Paths Each I/O pin on the ATF750LVC has a dedicated input path. Each of the 20 registers has its own feedback terms into the array as well. This feature, combined with individual product terms for each I/O's output enable, facilitates true bi-directional I/O design.

Synchronous Preset and Asynchronous Reset

One synchronous preset line is provided for all 20 registers in the ATF750LVC. The appropriate input signals to cause the internal clocks to go to a high state must be received during a synchronous preset. Appropriate setup and hold times must be met, as shown in the switching waveform diagram.

An individual asynchronous reset line is provided for each of the 20 flip-flops. Both master and slave halves of the flipflops are reset when the input signals received force the internal resets high.


Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF750LVC fuse patterns. Once the security fuse is programmed, all fuses will appear programmed during verify.


The security fuse should be programmed last, as its effect is immediate.




OUTPUT SINK CURRENT VS SUPPLY VOLTAGE ($V_{OL} = 0.5V$, $T_A = 25^{\circ}$ C)




OUTPUT SOURCE CURRENT




INPUT CURRENT VS INPUT VOLTAGE (V_{cc} = 3.3V, T_{A} = 25^{\circ}C)



INPUT CLAMP CURRENT VS INPUT VOLTAGE (V_{CC} = 3.3V, T_A = 25°C)




SUPPLY CURRENT VS SUPPLY VOLTAGE (T_A = 25° C)





ATF750LVC


ATF750LVC



OUTPUT SOURCE SINK CURRENT VS OUTPUT VOLTAGE ($V_{CC} = 3.3V$, $T_A = 25^{\circ}C$)









t _{PD} (ns)	t _{cos} (ns)	Ext. f _{MAXS} (MHz)	Ordering Code	Package	Operation Range
15	10	55	ATF750LVC-15JC	28J	Commercial
			ATF750LVC-15PC	24P3	(0°C to 70°C)
			ATF750LVC-15SC	24S	
			ATF750LVC-15XC	24X	
			ATF750LVC-15JI	28J	Industrial
			ATF750LVC-15PI	24P3	(-40°C to 85°C)
			ATF750LVC-15SI	24S	

ATF750LVC Ordering Information


Using "C" Product for Industrial

Because the V_{CC} conditions are the same for commercial and industrial for 3.3V products, and there is only 15°C difference at the high end of the temperature range, there is very little risk in using "C" devices for industrial applications. Just de-rate I_{CC} by 15%.

	Package Type				
28J	28-lead, Plastic J-leaded Chip Carrier (PLCC)				
24P3	24-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
24S	24-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)				
24X	24-lead, 0.173" Wide, Thin Shrink Small Outline (TSSOP)				

ATF750LVC

Packaging Information







Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Átmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

> *Fax-on-Demand* North America: 1-(800) 292-8635

International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 2000.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing [®] and/or [™] are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

