Answers Database


2.1i Virtex Map - ERROR:xvkpu - Unable to obey design constraints ...


Record #7277

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 2.1i

Problem Title:

2.1i Virtex Map - ERROR:xvkpu - Unable to obey design constraints ...


Problem Description:
A case has been seen where an apparently good slice configuration is
rejected by map with the error:

ERROR:xvkpu - Unable to obey design constraints (MACRONAME =
    Vid_core/VidData/sensor/gain/vidhist/add1/hset, RLOC = R1C0.S1) which require
    the combination of the following symbols into a single slice:
         LUT symbol "Vid_core/VidData/sensor/gain/vidhist/add1/U2/$I521" (Output
    Signal = Vid_core/VidData/sensor/gain/vidhist/add1/U2/HALFADD0)
         MUXCY symbol "Vid_core/VidData/sensor/gain/vidhist/add1/U2/$I522" (Output
    Signal = Vid_core/VidData/sensor/gain/vidhist/add1/U2/$Net00007_)
         XORCY symbol "Vid_core/VidData/sensor/gain/vidhist/add1/U2/$I523" (Output
    Signal = Vid_core/VidData/sensor/gain/vidhist/hist3c<18>)
         MULTAND symbol "Vid_core/VidData/sensor/gain/vidhist/add1/U2/$I524" (Output
    Signal = Vid_core/VidData/sensor/gain/vidhist/add1/U2/$Net00012_)
         LUT symbol "Vid_core/VidData/sensor/gain/vidhist/add1/U2/$I525" (Output
    Signal = Vid_core/VidData/sensor/gain/vidhist/add1/U2/HALFADD1)
         MUXCY symbol "Vid_core/VidData/sensor/gain/vidhist/add1/U2/$I526" (Output
    Signal = Vid_core/VidData/sensor/gain/vidhist/add1/$Net00027_)
         XORCY symbol "Vid_core/VidData/sensor/gain/vidhist/add1/U2/$I527" (Output
    Signal = Vid_core/VidData/sensor/gain/vidhist/hist3c<19>)
         MULTAND symbol "Vid_core/VidData/sensor/gain/vidhist/add1/U2/$I528" (Output
    Signal = Vid_core/VidData/sensor/gain/vidhist/add1/U2/$Net00013_)
    There is a conflict for the F function generator position.



Solution 1:

For this case, the problem was found to be due to a problem in logic replication and could be worked around by disabling logic replication (-l switch).



Solution 2:

This problem is fixed in the latest 2.1i Service Pack available at:
http://support.xilinx.com/support/techsup/sw_updates/




End of Record #7277 - Last Modified: 10/18/99 10:28

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!