

Virtex Electrical Characteristics

Definition of Terms

Electrical and switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance: These speed files are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary: These speed files are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production: These speed files are released once enough production silicon of a particular device family member has been characterized to provide full correlation between speed files and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications. Contact the factory for design considerations requiring more detailed information.

Table 1 correlates the current status of each Virtex device with a corresponding speed file designation.

Table 1: Virtex Device Speed Grade Designations

| Device | Speed Grade Designations | | |
|---------|--------------------------|-------------|------------|
| | Advance | Preliminary | Production |
| XCV50 | | | -6, -5, -4 |
| XCV100 | | | -6, -5, -4 |
| XCV150 | | | -6, -5, -4 |
| XCV200 | | | -6, -5, -4 |
| XCV300 | | | -6, -5, -4 |
| XCV400 | | | -6, -5, -4 |
| XCV600 | | | -6, -5, -4 |
| XCV800 | | | -6, -5, -4 |
| XCV1000 | | | -6, -5, -4 |

All specifications are subject to change without notice.

Virtex DC Characteristics

Absolute Maximum Ratings

| Symbol | Description ⁽¹⁾ | | | Units |
|-------------|---|--------------------|-------------|-------|
| V_{CCINT} | Supply voltage relative to GND ⁽²⁾ | | −0.5 to 3.0 | V |
| V_{CCO} | Supply voltage relative to GND ⁽²⁾ | | −0.5 to 4.0 | V |
| V_{REF} | Input Reference Voltage | | −0.5 to 3.6 | V |
| V_{IN} | Input voltage relative to GND ⁽³⁾ | Using V_{REF} | −0.5 to 3.6 | V |
| | | Internal threshold | −0.5 to 5.5 | V |
| V_{TS} | Voltage applied to 3-state output | | −0.5 to 5.5 | V |
| V_{CC} | Longest Supply Voltage Rise Time from 1V-2.375V | | 50 | ms |
| T_{STG} | Storage temperature (ambient) | | −65 to +150 | °C |
| T_J | Junction temperature ⁽⁴⁾ | Plastic Packages | +125 | °C |

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time can affect device reliability.
2. Power supplies can turn on in any order.
3. For protracted periods (e.g., longer than a day), V_{IN} should not exceed V_{CCO} by more than 3.6 V.
4. For soldering guidelines and thermal considerations, see the [Device Packaging](#) infomation on the Xilinx website.

Recommended Operating Conditions

| Symbol | Description | | Min | Max | Units |
|-------------------|--|------------|----------|----------|-------|
| $V_{CCINT}^{(1)}$ | Input Supply voltage relative to GND, $T_J = 0$ °C to +85°C | Commercial | 2.5 – 5% | 2.5 + 5% | V |
| | Input Supply voltage relative to GND, $T_J = -40$ °C to +100°C | Industrial | 2.5 – 5% | 2.5 + 5% | V |
| $V_{CCO}^{(4)}$ | Supply voltage relative to GND, $T_J = 0$ °C to +85°C | Commercial | 1.4 | 3.6 | V |
| | Supply voltage relative to GND, $T_J = -40$ °C to +100°C | Industrial | 1.4 | 3.6 | V |
| T_{IN} | Input signal transition time | | | 250 | ns |

Notes:

1. Correct operation is guaranteed with a minimum V_{CCINT} of 2.375 V (Nominal V_{CCINT} −5%). Below the minimum value, all delay parameters increase by 3% for each 50-mV reduction in V_{CCINT} below the specified range.
2. At junction temperatures above those listed as Operating Conditions, delay parameters do increase. Please refer to the TRCE report.
3. Input and output measurement threshold is ~50% of V_{CC} .
4. Min and Max values for V_{CCO} are I/O Standard dependant.

DC Characteristics Over Recommended Operating Conditions

| Symbol | Description | Device | Min | Max | Units |
|--------------|--|-----------------------|----------|------|---------|
| V_{DRINT} | Data Retention V_{CCINT} Voltage (below which configuration data can be lost) | All | 2.0 | | V |
| V_{DRIQ} | Data Retention V_{CCO} Voltage (below which configuration data can be lost) | All | 1.2 | | V |
| I_{CCINTQ} | Quiescent V_{CCINT} supply current ^(1,3) | XCV50 | | 50 | mA |
| | | XCV100 | | 50 | mA |
| | | XCV150 | | 50 | mA |
| | | XCV200 | | 75 | mA |
| | | XCV300 | | 75 | mA |
| | | XCV400 | | 75 | mA |
| | | XCV600 | | 100 | mA |
| | | XCV800 | | 100 | mA |
| | | XCV1000 | | 100 | mA |
| I_{CCOQ} | Quiescent V_{CCO} supply current ⁽¹⁾ | XCV50 | | 2 | mA |
| | | XCV100 | | 2 | mA |
| | | XCV150 | | 2 | mA |
| | | XCV200 | | 2 | mA |
| | | XCV300 | | 2 | mA |
| | | XCV400 | | 2 | mA |
| | | XCV600 | | 2 | mA |
| | | XCV800 | | 2 | mA |
| | | XCV1000 | | 2 | mA |
| I_{REF} | V_{REF} current per V_{REF} pin | All | | 20 | μ A |
| I_L | Input or output leakage current | All | -10 | +10 | μ A |
| C_{IN} | Input capacitance (sample tested) | BGA, PQ, HQ, packages | | All | 8 pF |
| I_{RPU} | Pad pull-up (when selected) @ $V_{in} = 0$ V, $V_{CCO} = 3.3$ V (sample tested) | All | Note (2) | 0.25 | mA |
| I_{RPD} | Pad pull-down (when selected) @ $V_{in} = 3.6$ V (sample tested) | | Note (2) | 0.15 | mA |

Notes:

- With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating.
- Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors do not guarantee valid logic levels when input pins are connected to other circuits.
- Multiply I_{CCINTQ} limit by two for industrial grade.

Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the nominal power supply voltage of the device⁽¹⁾ from 0 V. The current is highest at the fastest suggested ramp rate (0 V to nominal voltage in 2 ms) and is lowest at the slowest allowed ramp rate (0 V to nominal voltage in 50 ms).

| Product | Description ⁽²⁾ | Current Requirement ^(1,3) |
|---------------------------------|---------------------------------|--------------------------------------|
| Virtex Family, Commercial Grade | Minimum required current supply | 500 mA |
| Virtex Family, Industrial Grade | Minimum required current supply | 2 A |

Notes:

1. Ramp rate used for this specification is from 0 - 2.7 VDC. Peak current occurs on or near the internal power-on reset threshold and lasts for less than 3 ms.
2. Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above.
3. Larger currents can result if ramp rates are forced to be faster.

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed output currents over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at minimum V_{CCO} for each standard with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

| Input/Output Standard | V_{IL} | | V_{IH} | | V_{OL} | V_{OH} | I_{OL} | I_{OH} |
|-----------------------|----------|------------------|------------------|-----------------|------------------|------------------|----------|----------|
| | V, min | V, max | V, min | V, max | V, Max | V, Min | mA | mA |
| LVTTL ⁽¹⁾ | -0.5 | 0.8 | 2.0 | 5.5 | 0.4 | 2.4 | 24 | -24 |
| LVCMOS2 | -0.5 | .7 | 1.7 | 5.5 | 0.4 | 1.9 | 12 | -12 |
| PCI, 3.3 V | -0.5 | 44% V_{CCINT} | 60% V_{CCINT} | $V_{CCO} + 0.5$ | 10% V_{CCO} | 90% V_{CCO} | Note 2 | Note 2 |
| PCI, 5.0 V | -0.5 | 0.8 | 2.0 | 5.5 | 0.55 | 2.4 | Note 2 | Note 2 |
| GTL | -0.5 | $V_{REF} - 0.05$ | $V_{REF} + 0.05$ | 3.6 | 0.4 | n/a | 40 | n/a |
| GTL+ | -0.5 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | 0.6 | n/a | 36 | n/a |
| HSTL I ⁽³⁾ | -0.5 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | 0.4 | $V_{CCO} - 0.4$ | 8 | -8 |
| HSTL III | -0.5 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | 0.4 | $V_{CCO} - 0.4$ | 24 | -8 |
| HSTL IV | -0.5 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | 0.4 | $V_{CCO} - 0.4$ | 48 | -8 |
| SSTL3 I | -0.5 | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | 3.6 | $V_{REF} - 0.6$ | $V_{REF} + 0.6$ | 8 | -8 |
| SSTL3 II | -0.5 | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | 3.6 | $V_{REF} - 0.8$ | $V_{REF} + 0.8$ | 16 | -16 |
| SSTL2 I | -0.5 | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | 3.6 | $V_{REF} - 0.61$ | $V_{REF} + 0.61$ | 7.6 | -7.6 |
| SSTL2 II | -0.5 | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | 3.6 | $V_{REF} - 0.80$ | $V_{REF} + 0.80$ | 15.2 | -15.2 |
| CTT | -0.5 | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | 3.6 | $V_{REF} - 0.4$ | $V_{REF} + 0.4$ | 8 | -8 |
| AGP | -0.5 | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | 3.6 | 10% V_{CCO} | 90% V_{CCO} | Note 2 | Note 2 |

Notes:

1. V_{OL} and V_{OH} for lower drive currents are sample tested.
2. Tested according to the relevant specifications.
3. DC input and output levels for HSTL18 (HSTL I/O standard with V_{CCO} of 1.8 V) are provided in an [HSTL white paper](#) on the Xilinx website.

Virtex Switching Characteristics

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported

by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation net list. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Virtex devices unless otherwise noted.

IOB Input Switching Characteristics

Input delays associated with the pad are specified for LVTTL levels. For other standards, adjust the delays with the values shown in , page 6.

| Description | Device | Symbol | Speed Grade | | | | Units |
|---|---------|-------------------------|-------------|---------|------------------------|---------|---------|
| | | | Min | -6 | -5 | -4 | |
| Propagation Delays | | | | | | | |
| Pad to I output, no delay | All | T_{IOP1} | 0.39 | 0.8 | 0.9 | 1.0 | ns, max |
| Pad to I output, with delay | XCV50 | T_{IOPID} | 0.8 | 1.5 | 1.7 | 1.9 | ns, max |
| | XCV100 | | 0.8 | 1.5 | 1.7 | 1.9 | ns, max |
| | XCV150 | | 0.8 | 1.5 | 1.7 | 1.9 | ns, max |
| | XCV200 | | 0.8 | 1.5 | 1.7 | 1.9 | ns, max |
| | XCV300 | | 0.8 | 1.5 | 1.7 | 1.9 | ns, max |
| | XCV400 | | 0.9 | 1.8 | 2.0 | 2.3 | ns, max |
| | XCV600 | | 0.9 | 1.8 | 2.0 | 2.3 | ns, max |
| | XCV800 | | 1.1 | 2.1 | 2.4 | 2.7 | ns, max |
| | XCV1000 | | 1.1 | 2.1 | 2.4 | 2.7 | ns, max |
| Pad to output IQ via transparent latch, no delay | All | T_{IOP1I} | 0.8 | 1.6 | 1.8 | 2.0 | ns, max |
| Pad to output IQ via transparent latch, with delay | XCV50 | T_{IOPIDL} | 1.9 | 3.7 | 4.2 | 4.8 | ns, max |
| | XCV100 | | 1.9 | 3.7 | 4.2 | 4.8 | ns, max |
| | XCV150 | | 2.0 | 3.9 | 4.3 | 4.9 | ns, max |
| | XCV200 | | 2.0 | 4.0 | 4.4 | 5.1 | ns, max |
| | XCV300 | | 2.0 | 4.0 | 4.4 | 5.1 | ns, max |
| | XCV400 | | 2.1 | 4.1 | 4.6 | 5.3 | ns, max |
| | XCV600 | | 2.1 | 4.2 | 4.7 | 5.4 | ns, max |
| | XCV800 | | 2.2 | 4.4 | 4.9 | 5.6 | ns, max |
| | XCV1000 | | 2.3 | 4.5 | 5.1 | 5.8 | ns, max |
| Sequential Delays | | | | | | | |
| Clock CLK to output IQ | All | $T_{ILOCKIQ}$ | 0.2 | 0.7 | 0.7 | 0.8 | ns, max |
| Setup and Hold Times with respect to Clock CLK at IOB input register ⁽¹⁾ | | | | | Setup Time / Hold Time | | |
| Pad, no delay | All | T_{IOPICK}/T_{IOICKP} | 0.8 / 0 | 1.6 / 0 | 1.8 / 0 | 2.0 / 0 | ns, min |

| Description | Device | Symbol | Speed Grade | | | | Units |
|-------------------------------|---------|---------------------------|-------------|---------|---------|---------|---------|
| | | | Min | -6 | -5 | -4 | |
| Pad, with delay | XCV50 | $T_{IOPICKD}/T_{IOICKPD}$ | 1.9 / 0 | 3.7 / 0 | 4.1 / 0 | 4.7 / 0 | ns, min |
| | XCV100 | | 1.9 / 0 | 3.7 / 0 | 4.1 / 0 | 4.7 / 0 | ns, min |
| | XCV150 | | 1.9 / 0 | 3.8 / 0 | 4.3 / 0 | 4.9 / 0 | ns, min |
| | XCV200 | | 2.0 / 0 | 3.9 / 0 | 4.4 / 0 | 5.0 / 0 | ns, min |
| | XCV300 | | 2.0 / 0 | 3.9 / 0 | 4.4 / 0 | 5.0 / 0 | ns, min |
| | XCV400 | | 2.1 / 0 | 4.1 / 0 | 4.6 / 0 | 5.3 / 0 | ns, min |
| | XCV600 | | 2.1 / 0 | 4.2 / 0 | 4.7 / 0 | 5.4 / 0 | ns, min |
| | XCV800 | | 2.2 / 0 | 4.4 / 0 | 4.9 / 0 | 5.6 / 0 | ns, min |
| | XCV1000 | | 2.3 / 0 | 4.5 / 0 | 5.0 / 0 | 5.8 / 0 | ns, min |
| ICE input | All | $T_{IOICECK}/T_{IOCKICE}$ | 0.37 / 0 | 0.8 / 0 | 0.9 / 0 | 1.0 / 0 | ns, max |
| Set/Reset Delays | | | | | | | |
| SR input (IFF, synchronous) | All | $T_{IOSRCKI}$ | 0.49 | 1.0 | 1.1 | 1.3 | ns, max |
| SR input to IQ (asynchronous) | All | T_{IOSRIQ} | 0.70 | 1.4 | 1.6 | 1.8 | ns, max |
| GSR to output IQ | All | T_{GSRQ} | 4.9 | 9.7 | 10.9 | 12.5 | ns, max |

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.
2. Input timing for LVTTL is measured at 1.4 V. For other I/O standards, see [Table 3](#).

IOB Input Switching Characteristics Standard Adjustments

| Description | Symbol | Standard ⁽¹⁾ | Speed Grade | | | | Units |
|--|-----------------|-------------------------|-------------|-------|-------|-------|-------|
| | | | Min | -6 | -5 | -4 | |
| Data Input Delay Adjustments | | | | | | | |
| Standard-specific data input delay adjustments | T_{ILVTTL} | LVTTL | 0 | 0 | 0 | 0 | ns |
| | $T_{ILVCMOS2}$ | LVCMOS2 | -0.02 | -0.04 | -0.04 | -0.05 | ns |
| | T_{IPCI33_3} | PCI, 33 MHz, 3.3 V | -0.05 | -0.11 | -0.12 | -0.14 | ns |
| | T_{IPCI33_5} | PCI, 33 MHz, 5.0 V | 0.13 | 0.25 | 0.28 | 0.33 | ns |
| | T_{IPCI66_3} | PCI, 66 MHz, 3.3 V | -0.05 | -0.11 | -0.12 | -0.14 | ns |
| | T_{IGTL} | GTL | 0.10 | 0.20 | 0.23 | 0.26 | ns |
| | T_{IGTLP} | GTL+ | 0.06 | 0.11 | 0.12 | 0.14 | ns |
| | T_{IHSTL} | HSTL | 0.02 | 0.03 | 0.03 | 0.04 | ns |
| | T_{ISSTL2} | SSTL2 | -0.04 | -0.08 | -0.09 | -0.10 | ns |
| | T_{ISSTL3} | SSTL3 | -0.02 | -0.04 | -0.05 | -0.06 | ns |
| | T_{ICTT} | CTT | 0.01 | 0.02 | 0.02 | 0.02 | ns |
| | T_{IAGP} | AGP | -0.03 | -0.06 | -0.07 | -0.08 | ns |

Notes:

1. Input timing for LVTTL is measured at 1.4 V. For other I/O standards, see [Table 3](#).

IOB Output Switching Characteristics

Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays with the values shown in **IOB Output Switching Characteristics Standard Adjustments**, page 8.

| Description | Symbol | Speed Grade | | | | Units |
|--|---------------------------|------------------------|-----------|-----------|-----------|--------------|
| | | Min | -6 | -5 | -4 | |
| Propagation Delays | | | | | | |
| O input to Pad | T_{IOOP} | 1.2 | 2.9 | 3.2 | 3.5 | ns, max |
| O input to Pad via transparent latch | T_{IOOLP} | 1.4 | 3.4 | 3.7 | 4.0 | ns, max |
| 3-State Delays | | | | | | |
| T input to Pad high-impedance ⁽¹⁾ | T_{IOTHZ} | 1.0 | 2.0 | 2.2 | 2.4 | ns, max |
| T input to valid data on Pad | T_{IOTON} | 1.4 | 3.1 | 3.3 | 3.7 | ns, max |
| T input to Pad high-impedance via transparent latch ⁽¹⁾ | $T_{IOTLPHZ}$ | 1.2 | 2.4 | 2.6 | 3.0 | ns, max |
| T input to valid data on Pad via transparent latch | $T_{IOTLPON}$ | 1.6 | 3.5 | 3.8 | 4.2 | ns, max |
| GTS to Pad high impedance ⁽¹⁾ | T_{GTS} | 2.5 | 4.9 | 5.5 | 6.3 | ns, max |
| Sequential Delays | | | | | | |
| Clock CLK to Pad delay with OBUFT enabled (non-3-state) | T_{IOCKP} | 1.0 | 2.9 | 3.2 | 3.5 | ns, max |
| Clock CLK to Pad high-impedance (synchronous) ⁽¹⁾ | T_{IOCKHZ} | 1.1 | 2.3 | 2.5 | 2.9 | ns, max |
| Clock CLK to valid data on Pad delay, plus enable delay for OBUFT | T_{IOCKON} | 1.5 | 3.4 | 3.7 | 4.1 | ns, max |
| Setup and Hold Times before/after Clock CLK ⁽²⁾ | | Setup Time / Hold Time | | | | |
| O input | T_{IOOCK}/T_{IOCKO} | 0.51 / 0 | 1.1 / 0 | 1.2 / 0 | 1.3 / 0 | ns, min |
| OCE input | $T_{IOOCECK}/T_{IOCKOCE}$ | 0.37 / 0 | 0.8 / 0 | 0.9 / 0 | 1.0 / 0 | ns, min |
| SR input (OFF) | $T_{IOSRCKO}/T_{IOCKOSR}$ | 0.52 / 0 | 1.1 / 0 | 1.2 / 0 | 1.4 / 0 | ns, min |
| 3-State Setup Times, T input | T_{IOTCK}/T_{IOCKT} | 0.34 / 0 | 0.7 / 0 | 0.8 / 0 | 0.9 / 0 | ns, min |
| 3-State Setup Times, TCE input | $T_{IOTCECK}/T_{IOCKTCE}$ | 0.41 / 0 | 0.9 / 0 | 0.9 / 0 | 1.1 / 0 | ns, min |
| 3-State Setup Times, SR input (TFF) | $T_{IOSRCKT}/T_{IOCKTSR}$ | 0.49 / 0 | 1.0 / 0 | 1.1 / 0 | 1.3 / 0 | ns, min |
| Set/Reset Delays | | | | | | |
| SR input to Pad (asynchronous) | T_{IOSRP} | 1.6 | 3.8 | 4.1 | 4.6 | ns, max |
| SR input to Pad high-impedance (asynchronous) ⁽¹⁾ | T_{IOSRHZ} | 1.6 | 3.1 | 3.4 | 3.9 | ns, max |
| SR input to valid data on Pad (asynchronous) | T_{IOSRON} | 2.0 | 4.2 | 4.6 | 5.1 | ns, max |
| GSR to Pad | T_{IOGSQ} | 4.9 | 9.7 | 10.9 | 12.5 | ns, max |

Notes:

1. 3-state turn-off delays should not be adjusted.
2. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

IOB Output Switching Characteristics Standard Adjustments

Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays by the values shown.

| Description | Symbol | Standard ⁽¹⁾ | Speed Grade | | | | Unit s |
|---|-------------------------|-------------------------|-------------|-------|-------|-------|-----------|
| | | | Min | -6 | -5 | -4 | |
| Output Delay Adjustments | | | | | | | |
| Standard-specific adjustments for output delays terminating at pads (based on standard capacitive load, C _{SL}) | T _{OLVTTL_S2} | LVTTL, Slow, 2 mA | 4.2 | 14.7 | 15.8 | 17.0 | ns |
| | T _{OLVTTL_S4} | 4 mA | 2.5 | 7.5 | 8.0 | 8.6 | ns |
| | T _{OLVTTL_S6} | 6 mA | 1.8 | 4.8 | 5.1 | 5.6 | ns |
| | T _{OLVTTL_S8} | 8 mA | 1.2 | 3.0 | 3.3 | 3.5 | ns |
| | T _{OLVTTL_S12} | 12 mA | 1.0 | 1.9 | 2.1 | 2.2 | ns |
| | T _{OLVTTL_S16} | 16 mA | 0.9 | 1.7 | 1.9 | 2.0 | ns |
| | T _{OLVTTL_S24} | 24 mA | 0.8 | 1.3 | 1.4 | 1.6 | ns |
| | T _{OLVTTL_F2} | LVTTL, Fast, 2mA | 1.9 | 13.1 | 14.0 | 15.1 | ns |
| | T _{OLVTTL_F4} | 4 mA | 0.7 | 5.3 | 5.7 | 6.1 | ns |
| | T _{OLVTTL_F6} | 6 mA | 0.2 | 3.1 | 3.3 | 3.6 | ns |
| | T _{OLVTTL_F8} | 8 mA | 0.1 | 1.0 | 1.1 | 1.2 | ns |
| | T _{OLVTTL_F12} | 12 mA | 0 | 0 | 0 | 0 | ns |
| | T _{OLVTTL_F16} | 16 mA | -0.10 | -0.05 | -0.05 | -0.05 | ns |
| | T _{OLVTTL_F24} | 24 mA | -0.10 | -0.20 | -0.21 | -0.23 | ns |
| | T _{OLVCMOS2} | LVCMOS2 | 0.10 | 0.10 | 0.11 | 0.12 | ns |
| | T _{OPCI33_3} | PCI, 33 MHz, 3.3 V | 0.50 | 2.3 | 2.5 | 2.7 | ns |
| | T _{OPCI33_5} | PCI, 33 MHz, 5.0 V | 0.40 | 2.8 | 3.0 | 3.3 | ns |
| | T _{OPCI66_3} | PCI, 66 MHz, 3.3 V | 0.10 | -0.40 | -0.42 | -0.46 | ns |
| | T _{OGTL} | GTL | 0.6 | 0.50 | 0.54 | 0.6 | ns |
| | T _{OGTLP} | GTL+ | 0.7 | 0.8 | 0.9 | 1.0 | ns |
| | T _{OHSTL_I} | HSTL I | 0.10 | -0.50 | -0.53 | -0.5 | ns |
| | T _{OHSTL_III} | HSTL III | -0.10 | -0.9 | -0.9 | -1.0 | ns |
| | T _{OHSTL_IV} | HSTL IV | -0.20 | -1.0 | -1.0 | -1.1 | ns |
| | T _{OSSTL2_I} | SSTL2 I | -0.10 | -0.50 | -0.53 | -0.5 | ns |
| | T _{OSSTL2_II} | SSTL2 II | -0.20 | -0.9 | -0.9 | -1.0 | ns |
| | T _{OSSTL3_I} | SSTL3 I | -0.20 | -0.50 | -0.53 | -0.5 | ns |
| | T _{OSSTL3_II} | SSTL3 II | -0.30 | -1.0 | -1.0 | -1.1 | ns |
| | T _{OCTT} | CTT | 0 | -0.6 | -0.6 | -0.6 | ns |
| | T _{OAGP} | AGP | 0 | -0.9 | -0.9 | -1.0 | ns |

Notes:

1. Output timing is measured at 1.4 V with 35 pF external capacitive load for LVTTL. For other I/O standards and different loads, see [Table 2](#) and [Table 3](#).

Calculation of T_{ioop} as a Function of Capacitance

T_{ioop} is the propagation delay from the O Input of the IOB to the pad. The values for T_{ioop} were based on the standard capacitive load (C_{sl}) for each I/O standard as listed in [Table 2](#).

Table 2: Constants for Calculating T_{ioop}

| Standard | C_{sl} (pF) | f_l (ns/pF) |
|----------------------------------|------------------|------------------|
| LVTTL Fast Slew Rate, 2mA drive | 35 | 0.41 |
| LVTTL Fast Slew Rate, 4mA drive | 35 | 0.20 |
| LVTTL Fast Slew Rate, 6mA drive | 35 | 0.13 |
| LVTTL Fast Slew Rate, 8mA drive | 35 | 0.079 |
| LVTTL Fast Slew Rate, 12mA drive | 35 | 0.044 |
| LVTTL Fast Slew Rate, 16mA drive | 35 | 0.043 |
| LVTTL Fast Slew Rate, 24mA drive | 35 | 0.033 |
| LVTTL Slow Slew Rate, 2mA drive | 35 | 0.41 |
| LVTTL Slow Slew Rate, 4mA drive | 35 | 0.20 |
| LVTTL Slow Slew Rate, 6mA drive | 35 | 0.100 |
| LVTTL Slow Slew Rate, 8mA drive | 35 | 0.086 |
| LVTTL Slow Slew Rate, 12mA drive | 35 | 0.058 |
| LVTTL Slow Slew Rate, 16mA drive | 35 | 0.050 |
| LVTTL Slow Slew Rate, 24mA drive | 35 | 0.048 |
| LVCMOS2 | 35 | 0.041 |
| PCI 33MHz 5V | 50 | 0.050 |
| PCI 33MHz 3.3 V | 10 | 0.050 |
| PCI 66 MHz 3.3 V | 10 | 0.033 |
| GTL | 0 | 0.014 |
| GTL+ | 0 | 0.017 |
| HSTL Class I | 20 | 0.022 |
| HSTL Class III | 20 | 0.016 |
| HSTL Class IV | 20 | 0.014 |
| SSTL2 Class I | 30 | 0.028 |
| SSTL2 Class II | 30 | 0.016 |
| SSTL3 Class I | 30 | 0.029 |
| SSTL3 Class II | 30 | 0.016 |
| CTT | 20 | 0.035 |
| AGP | 10 | 0.037 |

Notes:

- I/O parameter measurements are made with the capacitance values shown above. See Xilinx Application Note [XAPP133](#) for appropriate terminations.
- I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.

For other capacitive loads, use the formulas below to calculate the corresponding T_{ioop} .

$$T_{ioop} = T_{ioop} + T_{opadjust} + (C_{load} - C_{sl}) * f_l$$

Where:

$T_{opadjust}$ is reported above in the Output Delay Adjustment section.

C_{load} is the capacitive load for the design.

Table 3: Delay Measurement Methodology

| Standard | $V_L^{(1)}$ | $V_H^{(1)}$ | Meas. Point | $V_{REF}^{(2)}$ Typ |
|----------------|----------------------------------|----------------------------------|-------------|------------------------|
| LVTTL | 0 | 3 | 1.4 | - |
| LVCMOS2 | 0 | 2.5 | 1.125 | - |
| PCI33_5 | Per PCI Spec | | | - |
| PCI33_3 | Per PCI Spec | | | - |
| PCI66_3 | Per PCI Spec | | | - |
| GTL | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | V_{REF} | 0.80 |
| GTL+ | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | V_{REF} | 1.0 |
| HSTL Class I | $V_{REF} - 0.5$ | $V_{REF} + 0.5$ | V_{REF} | 0.75 |
| HSTL Class III | $V_{REF} - 0.5$ | $V_{REF} + 0.5$ | V_{REF} | 0.90 |
| HSTL Class IV | $V_{REF} - 0.5$ | $V_{REF} + 0.5$ | V_{REF} | 0.90 |
| SSTL3 I & II | $V_{REF} - 1.0$ | $V_{REF} + 1.0$ | V_{REF} | 1.5 |
| SSTL2 I & II | $V_{REF} - 0.75$ | $V_{REF} + 0.75$ | V_{REF} | 1.25 |
| CTT | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | V_{REF} | 1.5 |
| AGP | $V_{REF} - (0.2 \times V_{CCO})$ | $V_{REF} + (0.2 \times V_{CCO})$ | V_{REF} | Per AGP Spec |

Notes:

- Input waveform switches between V_L and V_H .
- Measurements are made at V_{REF} (Typ), Maximum, and Minimum. Worst-case values are reported.
- I/O parameter measurements are made with the capacitance values shown in [Table 2](#). See Xilinx Application Note [XAPP133](#) for appropriate terminations.
- I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.

Clock Distribution Guidelines

| Description | Device | Symbol | Speed Grade | | | Units |
|--|---------|----------------|-------------|------|------|---------|
| | | | -6 | -5 | -4 | |
| Global Clock Skew ⁽¹⁾ | | | | | | |
| Global Clock Skew between IOB Flip-flops | XCV50 | $T_{GSKEWIOB}$ | 0.10 | 0.12 | 0.14 | ns, max |
| | XCV100 | | 0.12 | 0.13 | 0.15 | ns, max |
| | XCV150 | | 0.12 | 0.13 | 0.15 | ns, max |
| | XCV200 | | 0.13 | 0.14 | 0.16 | ns, max |
| | XCV300 | | 0.14 | 0.16 | 0.18 | ns, max |
| | XCV400 | | 0.13 | 0.13 | 0.14 | ns, max |
| | XCV600 | | 0.14 | 0.15 | 0.17 | ns, max |
| | XCV800 | | 0.16 | 0.17 | 0.20 | ns, max |
| | XCV1000 | | 0.20 | 0.23 | 0.25 | ns, max |

Notes:

1. These clock-skew delays are provided for guidance only. They reflect the delays encountered in a typical design under worst-case conditions. Precise values for a particular design are provided by the timing analyzer.

Clock Distribution Switching Characteristics

| Description | Symbol | Speed Grade | | | | Units |
|---|------------|-------------|-----|-----|-----|---------|
| | | Min | -6 | -5 | -4 | |
| GCLK IOB and Buffer | | | | | | |
| Global Clock PAD to output. | T_{GPIO} | 0.33 | 0.7 | 0.8 | 0.9 | ns, max |
| Global Clock Buffer I input to O output | T_{GIO} | 0.34 | 0.7 | 0.8 | 0.9 | ns, max |

I/O Standard Global Clock Input Adjustments

| Description | Symbol | Standard ⁽¹⁾ | Speed Grade | | | | Units | | |
|--|-------------------------|-------------------------|-------------|-------|-------|-------|------------|--|--|
| | | | Min | -6 | -5 | -4 | | | |
| Data Input Delay Adjustments | | | | | | | | | |
| Standard-specific global clock input delay adjustments | T _{GPLVTTL} | LVTTL | 0 | 0 | 0 | 0 | ns, max | | |
| | T _{GPLVCMOS_2} | LVCMOS2 | -0.02 | -0.04 | -0.04 | -0.05 | ns, max | | |
| | T _{GPPCI33_3} | PCI, 33 MHz, 3.3 V | -0.05 | -0.11 | -0.12 | -0.14 | ns, max | | |
| | T _{GPPCI33_5} | PCI, 33 MHz, 5.0 V | 0.13 | 0.25 | 0.28 | 0.33 | ns, max | | |
| | T _{GPPCI66_3} | PCI, 66 MHz, 3.3 V | -0.05 | -0.11 | -0.12 | -0.14 | ns, max | | |
| | T _{GPGTL} | GTL | 0.7 | 0.8 | 0.9 | 0.9 | ns, max | | |
| | T _{GPGTLP} | GTL+ | 0.7 | 0.8 | 0.8 | 0.8 | ns, max | | |
| | T _{GPHSTL} | HSTL | 0.7 | 0.7 | 0.7 | 0.7 | ns, max | | |
| | T _{GPSSTL2} | SSTL2 | 0.6 | 0.52 | 0.51 | 0.50 | ns, max | | |
| | T _{GPSSTL3} | SSTL3 | 0.6 | 0.6 | 0.55 | 0.54 | ns, max | | |
| | T _{GPCTT} | CTT | 0.7 | 0.7 | 0.7 | 0.7 | ns, max | | |
| | T _{GPAGP} | AGP | 0.6 | 0.54 | 0.53 | 0.52 | ns, max | | |

Notes:

1. Input timing for GPLVTTL is measured at 1.4 V. For other I/O standards, see [Table 3](#).

CLB Switching Characteristics

Delays originating at F/G inputs vary slightly according to the input used. The values listed below are worst-case. Precise values are provided by the timing analyzer.

| Description | Symbol | Speed Grade | | | | Units |
|--|-------------------------|-------------|---------|---------|---------|---------|
| | | Min | -6 | -5 | -4 | |
| Combinatorial Delays | | | | | | |
| 4-input function: F/G inputs to X/Y outputs | T_{ILO} | 0.29 | 0.6 | 0.7 | 0.8 | ns, max |
| 5-input function: F/G inputs to F5 output | T_{IF5} | 0.32 | 0.7 | 0.8 | 0.9 | ns, max |
| 5-input function: F/G inputs to X output | T_{IF5X} | 0.36 | 0.8 | 0.8 | 1.0 | ns, max |
| 6-input function: F/G inputs to Y output via F6 MUX | T_{IF6Y} | 0.44 | 0.9 | 1.0 | 1.2 | ns, max |
| 6-input function: F5IN input to Y output | T_{F5INY} | 0.17 | 0.32 | 0.36 | 0.42 | ns, max |
| Incremental delay routing through transparent latch to XQ/YQ outputs | T_{IFNCTL} | 0.31 | 0.7 | 0.7 | 0.8 | ns, max |
| BY input to YB output | T_{BYYB} | 0.27 | 0.53 | 0.6 | 0.7 | ns, max |
| Sequential Delays | | | | | | |
| FF Clock CLK to XQ/YQ outputs | T_{CKO} | 0.54 | 1.1 | 1.2 | 1.4 | ns, max |
| Latch Clock CLK to XQ/YQ outputs | T_{CKLO} | 0.6 | 1.2 | 1.4 | 1.6 | ns, max |
| Setup and Hold Times before/after Clock CLK ⁽¹⁾ | Setup Time / Hold Time | | | | | |
| 4-input function: F/G Inputs | T_{ICK}/T_{CKI} | 0.6 / 0 | 1.2 / 0 | 1.4 / 0 | 1.5 / 0 | ns, min |
| 5-input function: F/G inputs | T_{IF5CK}/T_{CKIF5} | 0.7 / 0 | 1.3 / 0 | 1.5 / 0 | 1.7 / 0 | ns, min |
| 6-input function: F5IN input | T_{F5INCK}/T_{CKF5IN} | 0.46 / 0 | 1.0 / 0 | 1.1 / 0 | 1.2 / 0 | ns, min |
| 6-input function: F/G inputs via F6 MUX | T_{IF6CK}/T_{CKIF6} | 0.8 / 0 | 1.5 / 0 | 1.7 / 0 | 1.9 / 0 | ns, min |
| BX/BY inputs | T_{DICK}/T_{CKDI} | 0.30 / 0 | 0.6 / 0 | 0.7 / 0 | 0.8 / 0 | ns, min |
| CE input | T_{CECK}/T_{CKCE} | 0.37 / 0 | 0.8 / 0 | 0.9 / 0 | 1.0 / 0 | ns, min |
| SR/BY inputs (synchronous) | $T_{RCK}T_{CKR}$ | 0.33 / 0 | 0.7 / 0 | 0.8 / 0 | 0.9 / 0 | ns, min |
| Clock CLK | | | | | | |
| Minimum Pulse Width, High | T_{CH} | 0.8 | 1.5 | 1.7 | 2.0 | ns, min |
| Minimum Pulse Width, Low | T_{CL} | 0.8 | 1.5 | 1.7 | 2.0 | ns, min |
| Set/Reset | | | | | | |
| Minimum Pulse Width, SR/BY inputs | T_{RPW} | 1.3 | 2.5 | 2.8 | 3.3 | ns, min |
| Delay from SR/BY inputs to XQ/YQ outputs (asynchronous) | T_{RQ} | 0.54 | 1.1 | 1.3 | 1.4 | ns, max |
| Delay from GSR to XQ/YQ outputs | T_{IOGSRQ} | 4.9 | 9.7 | 10.9 | 12.5 | ns, max |
| Toggle Frequency (MHz) (for export control) | F_{TOG} (MHz) | 625 | 333 | 294 | 250 | MHz |

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

CLB Arithmetic Switching Characteristics

Setup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment listed. Precise values are provided by the timing analyzer.

| Description | Symbol | Speed Grade | | | | Units |
|--|------------------------|-------------|---------|---------|---------|---------|
| | | Min | -6 | -5 | -4 | |
| Combinatorial Delays | | | | | | |
| F operand inputs to X via XOR | T_{OPX} | 0.37 | 0.8 | 0.9 | 1.0 | ns, max |
| F operand input to XB output | T_{OPXB} | 0.54 | 1.1 | 1.3 | 1.4 | ns, max |
| F operand input to Y via XOR | T_{OPY} | 0.8 | 1.5 | 1.7 | 2.0 | ns, max |
| F operand input to YB output | T_{OPYB} | 0.8 | 1.5 | 1.7 | 2.0 | ns, max |
| F operand input to COUT output | T_{OPCYF} | 0.6 | 1.2 | 1.3 | 1.5 | ns, max |
| G operand inputs to Y via XOR | T_{OPGY} | 0.46 | 1.0 | 1.1 | 1.2 | ns, max |
| G operand input to YB output | T_{OPGYB} | 0.8 | 1.6 | 1.8 | 2.1 | ns, max |
| G operand input to COUT output | T_{OPCYG} | 0.7 | 1.3 | 1.4 | 1.6 | ns, max |
| BX initialization input to COUT | T_{BXCY} | 0.41 | 0.9 | 1.0 | 1.1 | ns, max |
| CIN input to X output via XOR | T_{CINX} | 0.21 | 0.41 | 0.46 | 0.53 | ns, max |
| CIN input to XB | T_{CINXB} | 0.02 | 0.04 | 0.05 | 0.06 | ns, max |
| CIN input to Y via XOR | T_{CINY} | 0.23 | 0.46 | 0.52 | 0.6 | ns, max |
| CIN input to YB | T_{CINYB} | 0.23 | 0.45 | 0.51 | 0.6 | ns, max |
| CIN input to COUT output | T_{BYP} | 0.05 | 0.09 | 0.10 | 0.11 | ns, max |
| Multiplier Operation | | | | | | |
| F1/2 operand inputs to XB output via AND | T_{FANDXB} | 0.18 | 0.36 | 0.40 | 0.46 | ns, max |
| F1/2 operand inputs to YB output via AND | T_{FANDYB} | 0.40 | 0.8 | 0.9 | 1.1 | ns, max |
| F1/2 operand inputs to COUT output via AND | T_{FANDCY} | 0.22 | 0.43 | 0.48 | 0.6 | ns, max |
| G1/2 operand inputs to YB output via AND | T_{GANDYB} | 0.25 | 0.50 | 0.6 | 0.7 | ns, max |
| G1/2 operand inputs to COUT output via AND | T_{GANDCY} | 0.07 | 0.13 | 0.15 | 0.17 | ns, max |
| Setup and Hold Times before/after Clock CLK ⁽¹⁾ | Setup Time / Hold Time | | | | | |
| CIN input to FFX | T_{CCKX}/T_{CKCX} | 0.50 / 0 | 1.0 / 0 | 1.2 / 0 | 1.3 / 0 | ns, min |
| CIN input to FFY | T_{CCKY}/T_{CKCY} | 0.53 / 0 | 1.1 / 0 | 1.2 / 0 | 1.4 / 0 | ns, min |

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

CLB SelectRAM Switching Characteristics

| Description | Symbol | Speed Grade | | | | Units |
|--|--------------------------------|------------------------|-----------|-----------|-----------|--------------|
| | | Min | -6 | -5 | -4 | |
| Sequential Delays | | | | | | |
| Clock CLK to X/Y outputs (WE active) 16 x 1 mode | T _{SHCKO16} | 1.2 | 2.3 | 2.6 | 3.0 | ns, max |
| Clock CLK to X/Y outputs (WE active) 32 x 1 mode | T _{SHCKO32} | 1.2 | 2.7 | 3.1 | 3.5 | ns, max |
| Shift-Register Mode | | | | | | |
| Clock CLK to X/Y outputs | T _{REG} | 1.2 | 3.7 | 4.1 | 4.7 | ns, max |
| Setup and Hold Times before/after Clock CLK ⁽¹⁾ | | Setup Time / Hold Time | | | | |
| F/G address inputs | T _{AS/T_{AH}} | 0.25 / 0 | 0.5 / 0 | 0.6 / 0 | 0.7 / 0 | ns, min |
| BX/BY data inputs (DIN) | T _{DS/T_{DH}} | 0.34 / 0 | 0.7 / 0 | 0.8 / 0 | 0.9 / 0 | ns, min |
| CE input (WE) | T _{WS/T_{WH}} | 0.38 / 0 | 0.8 / 0 | 0.9 / 0 | 1.0 / 0 | ns, min |
| Shift-Register Mode | | | | | | |
| BX/BY data inputs (DIN) | T _{SHDICK} | 0.34 | 0.7 | 0.8 | 0.9 | ns, min |
| CE input (WS) | T _{SHCECK} | 0.38 | 0.8 | 0.9 | 1.0 | ns, min |
| Clock CLK | | | | | | |
| Minimum Pulse Width, High | T _{WPH} | 1.2 | 2.4 | 2.7 | 3.1 | ns, min |
| Minimum Pulse Width, Low | T _{WPL} | 1.2 | 2.4 | 2.7 | 3.1 | ns, min |
| Minimum clock period to meet address write cycle time | T _{WC} | 2.4 | 4.8 | 5.4 | 6.2 | ns, min |
| Shift-Register Mode | | | | | | |
| Minimum Pulse Width, High | T _{SRPH} | 1.2 | 2.4 | 2.7 | 3.1 | ns, min |
| Minimum Pulse Width, Low | T _{SRPL} | 1.2 | 2.4 | 2.7 | 3.1 | ns, min |

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

Block RAM Switching Characteristics

| Description | Symbol | Speed Grade | | | | Units |
|--|---------------------|------------------------|---------|---------|---------|---------|
| | | Min | -6 | -5 | -4 | |
| Sequential Delays | | | | | | |
| Clock CLK to DOUT output | T_{BCKO} | 1.7 | 3.4 | 3.8 | 4.3 | ns, max |
| Setup and Hold Times before/after Clock CLK ⁽¹⁾ | | Setup Time / Hold Time | | | | |
| ADDR inputs | T_{BACK}/T_{BCKA} | 0.6 / 0 | 1.2 / 0 | 1.3 / 0 | 1.5 / 0 | ns, min |
| DIN inputs | T_{BDCK}/T_{BCKD} | 0.6 / 0 | 1.2 / 0 | 1.3 / 0 | 1.5 / 0 | ns, min |
| EN input | T_{BECK}/T_{BCKE} | 1.3 / 0 | 2.6 / 0 | 3.0 / 0 | 3.4 / 0 | ns, min |
| RST input | T_{BRCK}/T_{BCKR} | 1.3 / 0 | 2.5 / 0 | 2.7 / 0 | 3.2 / 0 | ns, min |
| WEN input | T_{BWCK}/T_{BCKW} | 1.2 / 0 | 2.3 / 0 | 2.6 / 0 | 3.0 / 0 | ns, min |
| Clock CLK | | | | | | |
| Minimum Pulse Width, High | T_{BPWH} | 0.8 | 1.5 | 1.7 | 2.0 | ns, min |
| Minimum Pulse Width, Low | T_{BPWL} | 0.8 | 1.5 | 1.7 | 2.0 | ns, min |
| CLKA -> CLKB setup time for different ports | T_{BCCS} | | 3.0 | 3.5 | 4.0 | ns, min |

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

TBUF Switching Characteristics

| Description | Symbol | Speed Grade | | | | Units |
|--|-----------|-------------|------|------|------|---------|
| | | Min | -6 | -5 | -4 | |
| Combinatorial Delays | | | | | | |
| IN input to OUT output | T_{IO} | 0 | 0 | 0 | 0 | ns, max |
| TRI input to OUT output high-impedance | T_{OFF} | 0.05 | 0.09 | 0.10 | 0.11 | ns, max |
| TRI input to valid data on OUT output | T_{ON} | 0.05 | 0.09 | 0.10 | 0.11 | ns, max |

JTAG Test Access Port Switching Characteristics

| Description | Symbol | Speed Grade | | | Units |
|---|--------------|-------------|------|------|----------|
| | | -6 | -5 | -4 | |
| TMS and TDI Setup times before TCK | T_{TAPTCK} | 4.0 | 4.0 | 4.0 | ns, min |
| TMS and TDI Hold times after TCK | T_{TCKTAP} | 2.0 | 2.0 | 2.0 | ns, min |
| Output delay from clock TCK to output TDO | T_{TCKTDO} | 11.0 | 11.0 | 11.0 | ns, max |
| Maximum TCK clock frequency | F_{TCK} | 33 | 33 | 33 | MHz, max |

Virtex Pin-to-Pin Output Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted.

Global Clock Input to Output Delay for LVTTL, 12 mA, Fast Slew Rate, *with DLL*

| Description | Symbol | Device | Speed Grade | | | | Units |
|---|------------------------|---------|-------------|-----|-----|-----|---------|
| | | | Min | -6 | -5 | -4 | |
| LVTTL Global Clock Input to Output Delay using Output Flip-flop, 12 mA, Fast Slew Rate, <i>with DLL</i> . For data <i>output</i> with different standards, adjust delays with the values shown in Output Delay Adjustments. | T _{ICKOF} DLL | XCV50 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV100 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV150 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV200 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV300 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV400 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV600 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV800 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV1000 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. Output timing is measured at 1.4 V with 35 pF external capacitive load for LVTTL. The 35 pF load does not apply to the Min values. For other I/O standards and different loads, see [Table 2](#) and [Table 3](#).
3. DLL output jitter is already included in the timing calculation.

Global Clock Input-to-Output Delay for LVTTL, 12 mA, Fast Slew Rate, *without DLL*

| Description | Symbol | Device | Speed Grade | | | | Units |
|--|--------------------|---------|-------------|-----|-----|-----|---------|
| | | | Min | -6 | -5 | -4 | |
| LVTTL Global Clock Input to Output Delay using Output Flip-flop, 12 mA, Fast Slew Rate, <i>without DLL</i> . For data <i>output</i> with different standards, adjust delays with the values shown in Input and Output Delay Adjustments. For I/O standards requiring V_{REF} , such as GTL, GTL+, SSTL, HSTL, CTT, and AGO, an additional 600 ps must be added. | T _{ICKOF} | XCV50 | 1.5 | 4.6 | 5.1 | 5.7 | ns, max |
| | | XCV100 | 1.5 | 4.6 | 5.1 | 5.7 | ns, max |
| | | XCV150 | 1.5 | 4.7 | 5.2 | 5.8 | ns, max |
| | | XCV200 | 1.5 | 4.7 | 5.2 | 5.8 | ns, max |
| | | XCV300 | 1.5 | 4.7 | 5.2 | 5.9 | ns, max |
| | | XCV400 | 1.5 | 4.8 | 5.3 | 6.0 | ns, max |
| | | XCV600 | 1.6 | 4.9 | 5.4 | 6.0 | ns, max |
| | | XCV800 | 1.6 | 4.9 | 5.5 | 6.2 | ns, max |
| | | XCV1000 | 1.7 | 5.0 | 5.6 | 6.3 | ns, max |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. Output timing is measured at 1.4 V with 35 pF external capacitive load for LVTTL. The 35 pF load does not apply to the Min values. For other I/O standards and different loads, see [Table 2](#) and [Table 3](#).

Minimum Clock-to-Out for Virtex Devices

| I/O Standard | With DLL | Without DLL | | | | | | | | | |
|--------------|-------------|-------------|------|------|------|------|------|------|------|-------|-------|
| | All Devices | V50 | V100 | V150 | V200 | V300 | V400 | V600 | V800 | V1000 | Units |
| *LVTTL_S2 | 5.2 | 6.0 | 6.0 | 6.0 | 6.0 | 6.1 | 6.1 | 6.1 | 6.1 | 6.1 | ns |
| *LVTTL_S4 | 3.5 | 4.3 | 4.3 | 4.3 | 4.3 | 4.4 | 4.4 | 4.4 | 4.4 | 4.4 | ns |
| *LVTTL_S6 | 2.8 | 3.6 | 3.6 | 3.6 | 3.6 | 3.7 | 3.7 | 3.7 | 3.7 | 3.7 | ns |
| *LVTTL_S8 | 2.2 | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 | 3.1 | 3.2 | 3.2 | 3.2 | ns |
| *LVTTL_S12 | 2.0 | 2.9 | 2.9 | 2.9 | 2.9 | 2.9 | 2.9 | 3.0 | 3.0 | 3.0 | ns |
| *LVTTL_S16 | 1.9 | 2.8 | 2.8 | 2.8 | 2.8 | 2.8 | 2.8 | 2.9 | 2.9 | 2.9 | ns |
| *LVTTL_S24 | 1.8 | 2.6 | 2.6 | 2.7 | 2.7 | 2.7 | 2.7 | 2.7 | 2.7 | 2.8 | ns |
| *LVTTL_F2 | 2.9 | 3.8 | 3.8 | 3.8 | 3.8 | 3.8 | 3.8 | 3.9 | 3.9 | 3.9 | ns |
| *LVTTL_F4 | 1.7 | 2.6 | 2.6 | 2.6 | 2.6 | 2.6 | 2.6 | 2.7 | 2.7 | 2.7 | ns |
| *LVTTL_F6 | 1.2 | 2.0 | 2.0 | 2.0 | 2.1 | 2.1 | 2.1 | 2.1 | 2.1 | 2.2 | ns |
| *LVTTL_F8 | 1.1 | 1.9 | 1.9 | 1.9 | 1.9 | 2.0 | 2.0 | 2.0 | 2.0 | 2.0 | ns |
| *LVTTL_F12 | 1.0 | 1.8 | 1.8 | 1.8 | 1.8 | 1.9 | 1.9 | 1.9 | 1.9 | 1.9 | ns |
| *LVTTL_F16 | 0.9 | 1.7 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.9 | 1.9 | ns |
| *LVTTL_F24 | 0.9 | 1.7 | 1.7 | 1.7 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.9 | ns |
| LVCMOS2 | 1.1 | 1.9 | 1.9 | 1.9 | 2.0 | 2.0 | 2.0 | 2.0 | 2.0 | 2.1 | ns |
| PCI33_3 | 1.5 | 2.4 | 2.4 | 2.4 | 2.4 | 2.4 | 2.4 | 2.5 | 2.5 | 2.5 | ns |
| PCI33_5 | 1.4 | 2.2 | 2.2 | 2.3 | 2.3 | 2.3 | 2.3 | 2.3 | 2.3 | 2.4 | ns |
| PCI66_3 | 1.1 | 1.9 | 1.9 | 2.0 | 2.0 | 2.0 | 2.0 | 2.0 | 2.1 | 2.1 | ns |
| GTL | 1.6 | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | 2.6 | 2.6 | 2.6 | ns |
| GTL+ | 1.7 | 2.5 | 2.5 | 2.6 | 2.6 | 2.6 | 2.6 | 2.6 | 2.6 | 2.7 | ns |
| HSTL I | 1.1 | 1.9 | 1.9 | 1.9 | 1.9 | 2.0 | 2.0 | 2.0 | 2.0 | 2.0 | ns |
| HSTL III | 0.9 | 1.7 | 1.7 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.9 | ns |
| HSTL IV | 0.8 | 1.6 | 1.6 | 1.6 | 1.7 | 1.7 | 1.7 | 1.7 | 1.7 | 1.8 | ns |
| SSTL2 I | 0.9 | 1.7 | 1.7 | 1.7 | 1.7 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | ns |
| SSTL2 II | 0.8 | 1.6 | 1.6 | 1.6 | 1.6 | 1.7 | 1.7 | 1.7 | 1.7 | 1.7 | ns |
| SSTL3 I | 0.8 | 1.6 | 1.7 | 1.7 | 1.7 | 1.7 | 1.7 | 1.7 | 1.8 | 1.8 | ns |
| SSTL3 II | 0.7 | 1.5 | 1.5 | 1.6 | 1.6 | 1.6 | 1.6 | 1.6 | 1.6 | 1.7 | ns |
| CTT | 1.0 | 1.8 | 1.8 | 1.8 | 1.9 | 1.9 | 1.9 | 1.9 | 1.9 | 2.0 | ns |
| AGP | 1.0 | 1.8 | 1.8 | 1.9 | 1.9 | 1.9 | 1.9 | 1.9 | 1.9 | 2.0 | ns |

*S = Slow Slew Rate, F = Fast Slew Rate

Notes:

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- Input and output timing is measured at 1.4 V for LVTTL. For other I/O standards, see [Table 3](#). In all cases, an 8 pF external capacitive load is used.

Virtex Pin-to-Pin Input Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted.

Global Clock Set-Up and Hold for LVTTL Standard, with DLL

| Description | Symbol | Device | Speed Grade | | | | Units |
|--|-----------------------|---------|-------------|------------|------------|------------|---------|
| | | | Min | -6 | -5 | -4 | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. For data input with different standards, adjust the setup time delay by the values shown in Input Delay Adjustments. | | | | | | | |
| No Delay Global Clock and IFF, with DLL | T_{PSDLL}/T_{PHDLL} | XCV50 | 0.40 / -0.4 | 1.7 / -0.4 | 1.8 / -0.4 | 2.1 / -0.4 | ns, min |
| | | XCV100 | 0.40 / -0.4 | 1.7 / -0.4 | 1.9 / -0.4 | 2.1 / -0.4 | ns, min |
| | | XCV150 | 0.40 / -0.4 | 1.7 / -0.4 | 1.9 / -0.4 | 2.1 / -0.4 | ns, min |
| | | XCV200 | 0.40 / -0.4 | 1.7 / -0.4 | 1.9 / -0.4 | 2.1 / -0.4 | ns, min |
| | | XCV300 | 0.40 / -0.4 | 1.7 / -0.4 | 1.9 / -0.4 | 2.1 / -0.4 | ns, min |
| | | XCV400 | 0.40 / -0.4 | 1.7 / -0.4 | 1.9 / -0.4 | 2.1 / -0.4 | ns, min |
| | | XCV600 | 0.40 / -0.4 | 1.7 / -0.4 | 1.9 / -0.4 | 2.1 / -0.4 | ns, min |
| | | XCV800 | 0.40 / -0.4 | 1.7 / -0.4 | 1.9 / -0.4 | 2.1 / -0.4 | ns, min |
| | | XCV1000 | 0.40 / -0.4 | 1.7 / -0.4 | 1.9 / -0.4 | 2.1 / -0.4 | ns, min |

IFF = Input Flip-Flop or Latch

Notes:

1. Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.
2. DLL output jitter is already included in the timing calculation.
3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

Global Clock Set-Up and Hold for LVTTL Standard, *without* DLL

| Description | Symbol | Device | Speed Grade | | | | Units |
|---|---------------------|---------|-------------|---------|---------|---------|------------|
| | | | Min | -6 | -5 | -4 | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. ⁽²⁾ For data input with different standards, adjust the setup time delay by the values shown in Input Delay Adjustments. | | | | | | | |
| Full Delay Global Clock and IFF, without DLL | T_{PSFD}/T_{PHFD} | XCV50 | 0.6 / 0 | 2.3 / 0 | 2.6 / 0 | 2.9 / 0 | ns, min |
| | | XCV100 | 0.6 / 0 | 2.3 / 0 | 2.6 / 0 | 3.0 / 0 | ns, min |
| | | XCV150 | 0.6 / 0 | 2.4 / 0 | 2.7 / 0 | 3.1 / 0 | ns, min |
| | | XCV200 | 0.7 / 0 | 2.5 / 0 | 2.8 / 0 | 3.2 / 0 | ns, min |
| | | XCV300 | 0.7 / 0 | 2.5 / 0 | 2.8 / 0 | 3.2 / 0 | ns, min |
| | | XCV400 | 0.7 / 0 | 2.6 / 0 | 2.9 / 0 | 3.3 / 0 | ns, min |
| | | XCV600 | 0.7 / 0 | 2.6 / 0 | 2.9 / 0 | 3.3 / 0 | ns, min |
| | | XCV800 | 0.7 / 0 | 2.7 / 0 | 3.1 / 0 | 3.5 / 0 | ns, min |
| | | XCV1000 | 0.7 / 0 | 2.8 / 0 | 3.1 / 0 | 3.6 / 0 | ns, min |

IFF = Input Flip-Flop or Latch

Notes: Notes:

1. Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.
2. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

DLL Timing Parameters

Switching parameters testing is modeled after testing methods specified by MIL-M-38510/605; all devices are 100 percent functionally tested. Because of the difficulty in directly measuring many internal timing parameters, those parameters are derived from benchmark timing patterns. The following guidelines reflect worst-case values across the recommended operating conditions.

| Description | Symbol | Speed Grade | | | | | | Units | |
|------------------------------------|----------------------|-------------|-----|-----|-----|-----|-----|-------|--|
| | | -6 | | -5 | | -4 | | | |
| | | Min | Max | Min | Max | Min | Max | | |
| Input Clock Frequency (CLKDLLHF) | FCLKINHF | 60 | 200 | 60 | 180 | 60 | 180 | MHz | |
| Input Clock Frequency (CLKDLL) | FCLKINLF | 25 | 100 | 25 | 90 | 25 | 90 | MHz | |
| Input Clock Pulse Width (CLKDLLHF) | T _{DLLPW} H | 2.0 | - | 2.4 | - | 2.4 | - | ns | |
| Input Clock Pulse Width (CLKDLL) | T _{DLLPW} L | 2.5 | - | 3.0 | - | 3.0 | - | ns | |

Notes:

1. All specifications correspond to Commercial Operating Temperatures (0°C to + 85°C).

DLL Clock Tolerance, Jitter, and Phase Information


All DLL output jitter and phase specifications determined through statistical measurement at the package pins using a clock mirror configuration and matched drivers.

| Description | Symbol | F _{CLKIN} | CLKDLLHF | | CLKDLL | | Units |
|--|---------------------|--------------------|----------|-------|--------|-------|-------|
| | | | Min | Max | Min | Max | |
| Input Clock Period Tolerance | T _{IPTOL} | | - | 1.0 | - | 1.0 | ns |
| Input Clock Jitter Tolerance (Cycle to Cycle) | T _{IJITCC} | | - | ± 150 | - | ± 300 | ps |
| Time Required for DLL to Acquire Lock | T _{LOCK} | > 60 MHz | - | 20 | - | 20 | μs |
| | | 50 - 60 MHz | - | - | - | 25 | μs |
| | | 40 - 50 MHz | - | - | - | 50 | μs |
| | | 30 - 40 MHz | - | - | - | 90 | μs |
| | | 25 - 30 MHz | - | - | - | 120 | μs |
| Output Jitter (cycle-to-cycle) for any DLL Clock Output ⁽¹⁾ | T _{OJITCC} | | | ± 60 | | ± 60 | ps |
| Phase Offset between CLKIN and CLKO ⁽²⁾ | T _{PHIO} | | | ± 100 | | ± 100 | ps |
| Phase Offset between Clock Outputs on the DLL ⁽³⁾ | T _{PHOO} | | | ± 140 | | ± 140 | ps |
| Maximum Phase Difference between CLKIN and CLKO ⁽⁴⁾ | T _{PHIOM} | | | ± 160 | | ± 160 | ps |
| Maximum Phase Difference between Clock Outputs on the DLL ⁽⁵⁾ | T _{PHOOM} | | | ± 200 | | ± 200 | ps |


Notes:

1. **Output Jitter** is cycle-to-cycle jitter measured on the DLL output clock, *excluding* input clock jitter.
2. **Phase Offset between CLKIN and CLKO** is the worst-case fixed time difference between rising edges of CLKIN and CLKO, *excluding* Output Jitter and input clock jitter.
3. **Phase Offset between Clock Outputs on the DLL** is the worst-case fixed time difference between rising edges of any two DLL outputs, *excluding* Output Jitter and input clock jitter.
4. **Maximum Phase Difference between CLKIN and CLKO** is the sum of Output Jitter and Phase Offset between CLKIN and CLKO, or the greatest difference between CLKIN and CLKO rising edges due to DLL alone (*excluding* input clock jitter).
5. **Maximum Phase Difference between Clock Outputs on the DLL** is the sum of Output Jitter and Phase Offset between any DLL clock outputs, or the greatest difference between any two DLL output rising edges due to DLL alone (*excluding* input clock jitter).
6. All specifications correspond to Commercial Operating Temperatures (0°C to +85°C).


Period Tolerance: the allowed input clock period change in nanoseconds.



Output Jitter: the difference between an ideal reference clock edge and the actual design.



Phase Offset and Maximum Phase Difference



ds003_20c_110399

Figure 1: Frequency Tolerance and Clock Jitter

Revision History

| Date | Version | Revision |
|-------|---------|--|
| 11/98 | 1.0 | Initial Xilinx release. |
| 01/99 | 1.2 | Updated package drawings and specs. |
| 02/99 | 1.3 | Update of package drawings, updated specifications. |
| 05/99 | 1.4 | Addition of package drawings and specifications. |
| 05/99 | 1.5 | Replaced FG 676 & FG680 package drawings. |
| 07/99 | 1.6 | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. |
| 09/99 | 1.7 | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T_{IJITCC} parameter, changed T_{OJIT} to T_{OPHASE} . |
| 01/00 | 1.8 | Update to speed.txt file 1.96. Corrections for CRs 111036, 111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V_{CCO} in CS144 package on p.43. |

| Date | Version | Revision |
|----------|---------|--|
| 01/00 | 1.9 | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes. |
| 03/00 | 2.0 | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration. |
| 05/00 | 2.1 | Modified "Pins not listed ..." statement. Speed grade update to Final status. |
| 05/00 | 2.2 | Modified Table 18. |
| 09/00 | 2.3 | <ul style="list-style-type: none"> Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices. Corrected Units column in table under IOB Input Switching Characteristics. Added values to table under CLB SelectRAM Switching Characteristics. |
| 10/00 | 2.4 | <ul style="list-style-type: none"> Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18. Corrected BG256 Pin Function Diagram. |
| 04/02/01 | 2.5 | <ul style="list-style-type: none"> Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL. Converted file to modularized format. See the Virtex Data Sheet section. |
| 04/19/01 | 2.6 | <ul style="list-style-type: none"> Clarified TIOCKP and TIOCKON IOB Output Switching Characteristics descriptors. |
| 07/19/01 | 2.7 | <ul style="list-style-type: none"> Under Absolute Maximum Ratings, changed (T_{SOL}) to 220 °C . |
| 07/26/01 | 2.8 | <ul style="list-style-type: none"> Removed T_{SOL} parameter and added footnote to Absolute Maximum Ratings table. |
| 10/29/01 | 2.9 | <ul style="list-style-type: none"> Updated the speed grade designations used in data sheets, and added Table 1, which shows the current speed grade designation for each device. |
| 02/01/02 | 3.0 | <ul style="list-style-type: none"> Added footnote to DC Input and Output Levels table. |

Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs:
[Introduction and Ordering Information \(Module 1\)](#)
- DS003-2, Virtex 2.5V FPGAs:
[Functional Description \(Module 2\)](#)
- DS003-3, Virtex 2.5V FPGAs:
[DC and Switching Characteristics \(Module 3\)](#)
- DS003-4, Virtex 2.5V FPGAs:
[Pinout Tables \(Module 4\)](#)