

## Features

- Supported by iMPACT download software (v5.1i SP3 or higher)
- Externally powered using +5V DC power brick
  - Same power brick can be used for Parallel Cable IV
- Download speeds up to 2.5 Megabits per second (Mb/s)
- LED status indicators
- Uses IEEE 1284 ECP protocol for high-speed communications
- Uses quick-connect, off-the-shelf IEEE 1284 parallel cable

## Desktop Device Programming

- Device adapters are available for:
  - XC18V00 ISP PROM family
  - CoolRunner-II™ CPLD family
- Automatically switches power during programming
- Automatically identifies and confirms proper adapter selection
- Has short-circuit protection in the event of improper device insertion

## In-System Programming/Configuration

- Automatically senses and adapts to target I/O voltage
- Interfaces to devices operating at 5V (TTL), 3.3V (LVCMOS), 2.5V, 1.8V, and 1.5V
- Supports JTAG (IEEE 1149.1), Xilinx Slave Serial and SelectMAP modes
- Configures all Xilinx devices:
  - Virtex™/Virtex-E/Virtex-II/Virtex-II Pro™
  - Spartan™/XL/II/IE
  - CoolRunner™/CoolRunner-II
  - XC18V00 ISP PROM family
  - XC4000 XL/ XV/EX/L/E
  - System ACE™ MPM
  - XC9500/XL/XV
- J Drive™ compatible with IEEE 1532 Programming Engine
- ChipScope™ ILA and ChipScope Pro compatible
- Includes high-performance ribbon cables
  - 14 conductor ribbon cable can be used with Parallel Cable IV.

## MultiPRO Desktop Tool Description

The MultiPRO Desktop Tool (**Figure 1**) is a multi-function programming and configuration cable. When mated with MultiPRO device adapters, it can program individual XC18V00 ISP PROMs and CoolRunner-II CPLDs. Alternatively, it can perform in-circuit programming or FPGA configuration when attached to user hardware by way of the included ribbon cables. JTAG (IEEE 1149.1), Xilinx Slave Serial, and Xilinx SelectMAP protocols are supported in ISP mode.

Designed for use in a desktop environment, the MultiPRO Desktop Tool interfaces to a PC using the industry standard IEEE 1284 parallel port. An external AC power brick provides +5V DC to the pod. An integral power switch facilitates fail-safe connection to target systems.

A variety of device adapters are available for standalone programming of Xilinx XC18V00 ISP PROMs and CoolRunner-II CPLDs.



Figure 1: Xilinx MultiPRO Desktop Tool

## Device Adapters

A separate device adapter is available for each unique XC18V00 and XC2C000 package. Adapters attach to the MultiPRO pod using a 20-pin keyed DIN connector (Figure 2). Power is automatically applied to the adapter during programming operations and removed upon completion. A power status LED is illuminated whenever power is active. The MultiPRO pod automatically identifies any adapter that is attached to the DIN connector.

### CAUTION:

Devices should never be installed or removed from sockets while the ACTIVE LED is illuminated.

A polycarbonate label protects the top side of the adapter printed circuit. Text clearly identifies the device and package information, the product ordering number, and the index pin locator needed to orient the device during insertion.

An aluminum plate is attached to the bottom side of the printed circuit board to protect circuitry. Rubber feet are mounted on the bottom of the aluminum plate to avoid scratching the desk top.




Figure 2: Common Adapter Features

## Over-Current Protection

The MultiPRO Desktop Tool monitors the current load of the adapter when power is provided. If a fault condition exists on the adapter (e.g., if a device is improperly oriented in the socket or the device is internally shorted), power is automatically shut off. The MultiPRO Desktop Tool will not be damaged if the power pins on the DIN connector are inadvertently shorted to ground.

## Status Indicators

The MultiPRO Desktop Tool uses tri-color LEDs to indicate the active configuration port and the presence of target power (Table 1). A red LED indicates that the associated port has not been selected in iMPACT. A yellow LED indicates that the port is selected but that  $V_{REF}$  from the target hardware is not powered. A green LED indicates that the port is selected and  $V_{REF}$  from the target hardware is powered.


If both the Serial/JTAG and SelectMAP STATUS LEDs are red, then the Adapter port is active. Power is automatically switched to adapters only during programming operations. The adapter's red ACTIVE LED is illuminated when power is ON. The MultiPRO Desktop Tool selects the ISP port by default when powered up.

If both the Serial/JTAG and SelectMAP LEDs are blinking red, an over-current condition has been detected on the adapter port. The adapter should be removed and checked for incorrect device insertion and/or socket damage.

Table 1: Status Indicators

Serial/JTAG LED	SelectMAP LED	Pod Powered	Active Port	V <sub>REF</sub> Powered	IEEE 1284 Parallel Port Connected
Off	Off	No	None	N/A	Yes
Amber	Red	Yes	SS/JTAG	No	Yes
Green	Red	Yes	SS/JTAG	Yes	Yes
Red	Amber	Yes	SelectMAP	No	Yes
Red	Green	Yes	SelectMAP	Yes	Yes
Red	Red	Yes	Adapter	See ACTIVE LED	Yes
Blinking Red	Blinking Red	Over-Current	Adapter	N/A	Yes
Amber	Amber	Yes	None	N/A	No

## Physical Description



ds114\_04\_090402

Figure 3: MultiPRO Connector Descriptions

## External Power Supply

The MultiPRO Desktop Tool requires an external +5V DC power supply. The power supply is a CE approved switching regulator that operates from an AC outlet and connects to the MultiPRO tool using a 5.5 mm x 2.1 mm plug (Figure 4). A power switch on the MultiPRO case is provided as a convenience so that all other cables can remain attached.

The standard MultiPRO power supply (CUI Stack Model DSA-0151D-05) is capable of operating from 100VAC to 240VAC at 47 Hz to 63 Hz. The +5V DC output is rated for 2.4A. This power supply can also be used with the Xilinx Parallel Cable IV (configuration cable) instead of the supplied Power Splitter Cable.



Figure 4: Standard External +5V DC Power Brick

## IEEE 1284 Cable Specifications

Level 1 compliant host parallel ports are only designed to operate over a maximum cable length of 10 feet. Level 2 compliant ports are designed to operate over a maximum cable length of 33 feet. MultiPRO uses a Level 2 compliant cable interface buffer. The MultiPRO case has an integrated mini-centronics connector for attachment to off-the-shelf IEEE 1284 cables.

Xilinx recommends that the MultiPRO tool be directly connected to the host parallel port without the use of a switch box. Software license "dongles" should not be attached to the parallel port when communicating with the MultiPRO tool.

## Automatic Voltage Sensing

The MultiPRO Desktop Tool continuously monitors the  $V_{REF}$  pin on the Serial/JTAG and SelectMAP target interface connectors. The current drain from the target power supply attached to the  $V_{REF}$  pin is less than 10 mA at 3.3V DC. The target system reference voltage must be regulated and cannot have a current limiting resistor in series with the  $V_{REF}$  pin on the interface.

No damage will occur to the MultiPRO Desktop Tool if the target system is powered when the MultiPRO tool is not powered. However, when powering up a system, it is preferable to apply power to the MultiPRO tool first, followed by power to the target system. The sequence should be reversed when powering down.

The MultiPRO Desktop Tool always puts interface signals on inactive ports in a 3-state condition.

The MultiPRO output drive voltage levels do not linearly track voltage changes on the  $V_{REF}$  pin. An appropriate output signal level is established for a range of  $V_{REF}$  voltages. For example, if  $V_{REF}$  is any voltage from +3.0V DC to +5.0V DC, the MultiPRO tool sets the output signals for the respective port to +3.3V DC.

Refer to Table 2 for the relationship between  $V_{REF}$  voltage and MultiPRO output signal levels.

Table 2: Output Signal Levels as a Function of  $V_{REF}$

$V_{REF}$ Voltage on Target System (V DC)	MultiPRO Output Signal Levels (V DC)
0.80 to 1.65	1.5
1.65 to 2.00	1.8
2.00 to 3.00	2.5
3.00 to 5.00	3.3

## Connecting to Host Computer

The MultiPRO tool connects to any PC using Win98, Win2000, or WinNT (4.0 or higher) through the standard IEEE 1284 DB25 parallel (printer) port connector. To fully utilize the higher speeds of this cable, the host PC must have a parallel port that is enabled to support extended capability port (ECP) mode. If ECP mode is not enabled, the MultiPRO tool will default to compatibility mode and will not run at the optimum speeds listed.

### Notes:


1. Refer to host PC BIOS to see if ECP mode is enabled.

## High Performance Ribbon Cable

Two insulation displacement (IDC) ribbon cables are supplied and recommended for connection to target systems. See Figure 5 and Figure 6. These cables incorporate multiple signal-ground pairs and facilitate error-free connection. A very small footprint, keyed mating connector is all that is required on the target system. Refer to Figure 7 and Figure 8 for the appropriate connector pin assignments and sample vendor part numbers. The 14 conductor ribbon cable can also be used with Parallel Cable IV.




Figure 5: High Performance Ribbon Cables



DS114\_09\_112602

**Notes:**

1. Ribbon Cable - 14 conductor 1.0mm centers Round Conductor Flat Cable; 28 AWG (7x36) stranded copper conductors; gray PVC with pin 1 edge marked
2. 2mm Ribbon Female Polarized Connectors - IDC connection to ribbon; contacts are beryllium copper plated; 30 micro inches gold plating over 50 micro inches nickel; connectors mate to 0.5mm square posts on 2mm centers.




**Notes:**

1. Ribbon Cable - 34 conductor, 1.0mm centers Round Conductor Flat Cable, 28AWG (7x36) stranded copper conductors, gray PVC with pin #1 edge marked.
2. 2mm Ribbon, Female Polarized Connectors - IDC connection to ribbon, contacts are beryllium copper plated with 30 micro inches Gold plating over 50 micro inches Nickel, connectors mate to 0.5mm square posts on 2mm centers.


ds114\_09\_112602

Figure 6: Ribbon Cable Diagrams



ds114\_08\_112602

Figure 7: Target Interface 34-Pin Connector Signal Assignments



ds114\_10\_120302

Figure 8: Target Interface 14-Pin Connector Signal Assignments

Table 3 provides some third-party sources for mating connectors for 2mm pitch, 14 conductor ribbon cable..

Table 3: Mating Connectors for 2mm pitch, 14 Conductor Ribbon Cable

Manufacturer	Part Number
Comm Con	2422-14G2
OUPIN	3112-14GSB
<b>Notes:</b>	
1. Also available in surface mount or without keyed shroud.	

Table 4 provides third-party sources for mating connectors for 2mm pitch, 34 conductor ribbon cable..

Table 4: Mating Connectors for 2mm pitch, 34 Conductor Ribbon Cable

Manufacturer	Part Number
Comm Con	2422-34G2
OUPIN	3112-34GSB
<b>Notes:</b>	
1. Also available in surface mount or without keyed shroud.	

## Interface Pin Descriptions

The interface pins for the Serial/JTAG, SelectMAP, and adapter ports are described in Table 5, Table 6, and Table 7, respectively.

Table 5: Serial/JTAG Port: 14-Pin Ribbon Cable Connector Interface Pin Descriptions

Ribbon Cable Pin Number	Slave-Serial Configuration Mode	JTAG Configuration Mode	Type	Description
2	$V_{REF}$	$V_{REF}$	IN	<b>Target Reference Voltage.</b> This pin should be connected to a voltage bus on the target system that serves the JTAG or slave serial interface. For example, when programming a CoolrunnerII device using the JTAG port, $V_{REF}$ should be connected to the target $V_{AUX}$ bus.  <b>Note:</b> The target reference voltage must be regulated and must not have a current limiting resistor in series with the $V_{REF}$ pin.
4	PROG	--	OUT	<b>Configuration Reset.</b> This pin is used to force a reconfiguration of the target FPGA(s). It should be connected to the PROG_B pin of the target FPGA for a single device system or to the PROG_B pin of all FPGAs in parallel in a daisy-chain configuration.
6	CCLK	--	OUT	<b>Configuration Clock.</b> FPGAs load one configuration bit per CCLK cycle in slave-serial mode. CCLK should be connected to the CCLK pin on the target FPGA for a single device configuration or to the CCLK pin of all FPGAs in parallel for a daisy-chain configuration.

Table 5: Serial /JTAG Port: 14-Pin Ribbon Cable Connector Interface Pin Descriptions (Continued)

Ribbon Cable Pin Number	Slave-Serial Configuration Mode	JTAG Configuration Mode	Type	Description
8	DONE	--	IN	<b>Configuration Done.</b> This pin indicates to MultiPRO tool that the target FPGA(s) have received the entire configuration bit stream. It should be connected to the DONE pin on all FPGAs in parallel for daisy-chained configurations. Additional CCLK cycles are issued following the positive transition of DONE to insure that the configuration process is complete.
10	DIN	--	OUT	<b>Configuration Data Input.</b> This is the serial input data stream for target FPGAs. It should be connected to the DIN pin of the target FPGA in a single device system or to the DIN pin of the first FPGA in a daisy-chain configuration.
12	NC	NC	OUT	<b>Test Driver.</b> This pin is reserved for Xilinx diagnostics and should not be connected to any target circuitry.
14	INIT	NC	BIDIR	<b>Configuration Initialize.</b> This pin indicates that configuration memory is being cleared. It should be connected to the INIT_B pin of the target FPGA for a single device system or to the INIT_B pin on all FPGAs in parallel in a daisy-chain configuration.
4	--	TMS	OUT	<b>Test Mode Select.</b> This is the JTAG mode signal that establishes appropriate TAP state transitions for target ISP devices. It should be connected to the TMS pin on all target ISP devices that share the same data stream.
6	--	TCK	OUT	<b>Test Clock.</b> This is the clock signal for JTAG operations and should be connected to the TCK pin on all target ISP devices that share the same data stream.
8	--	TDO	OUT	<b>Test Data Out.</b> This is the serial output data stream for JTAG operations and should be connected to the TDO pin on the last ISP device in the target JTAG chain.
10	--	TDI	IN	<b>Test Data In.</b> This is the serial input data stream for JTAG operations and should be connected to the TDI pin on the first ISP device in the target JTAG chain.
1, 3, 5, 7, 9, 11, 13	Gnd	Gnd	--	<b>Digital Ground</b>

Table 6: SelectMAP Port: 34-Pin Ribbon Cable Connector Interface Pin Descriptions

Ribbon Cable Pin Number	SelectMAP Configuration Mode	Type	Description
16	D0	BIDIR	Byte-Wide Data Bus, Bit 0
14	D1	BIDIR	Byte-Wide Data Bus, Bit 1
12	D2	BIDIR	Byte-Wide Data Bus, Bit 2
10	D3	BIDIR	Byte-Wide Data Bus, Bit 3
8	D4	BIDIR	Byte-Wide Data Bus, Bit 4
6	D5	BIDIR	Byte-Wide Data Bus, Bit 5

Table 6: SelectMAP Port: 34-Pin Ribbon Cable Connector Interface Pin Descriptions (Continued)


Ribbon Cable Pin Number	SelectMAP Configuration Mode	Type	Description
4	D6	BIDIR	Byte-Wide Data Bus, Bit 6
2	D7	BIDIR	Byte-Wide Data Bus, Bit 7
18	CCLK	OUT	Configuration Clock
20	RDWR	OUT	Configuration Read / Write Control
22	BUSY	IN	Configuration Flow Control
24	DONE	IN	Configuration Done
26	INIT	BIDIR	Configuration Initialize
28	PROG	OUT	Configuration Reset
30	CS2	OUT	Chip Select 2
32	CS1	OUT	Chip Select 1
34	CS0	OUT	Chip Select 0
33	V <sub>REF</sub>	IN	Target reference voltage
31	NC	--	No Connection
1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29	Gnd	--	Digital Ground

Table 7: Adapter Port: 20-Pin DIN Connector Interface Pin Descriptions

DIN Pin Number	JTAG Configuration Mode	Type	Description
A8	TCK	OUT	<b>Test Clock.</b> This is the clock signal for JTAG operations. It is connected to the 'TCK' pin on the adapter socket.
A2	TMS	OUT	<b>Test Mode Select.</b> This is the JTAG mode signal that establishes appropriate TAP state transitions for the target device. It is connected to the 'TMS' pin on the adapter socket.
A4	TDI	OUT	<b>Test Data In.</b> This is the serial input data stream for JTAG operations and is connected to the 'TDI' pin on the adapter socket.
A6	TDO	IN	<b>Test Data Out.</b> This is the serial output data stream for JTAG operations and is connected to the 'TDO' pin on the adapter socket.
A1	PEN	OUT	<b>Port Enable.</b> Reserved for future applications.
B4	ID1	IN	<b>Adapter ID1.</b> This is the high order bit for the automatic adapter identification circuit.
A3	ID0	IN	<b>Adapter ID0.</b> This is the low order bit for the automatic adapter identification circuit.
B1	V <sub>REF</sub>	IN	<b>Adapter Reference Voltage.</b> This voltage is established by a local linear regulator on each device adapter according to the specifications of the device family.

Table 7: Adapter Port: 20-Pin DIN Connector Interface Pin Descriptions (Continued)

DIN Pin Number	JTAG Configuration Mode	Type	Description
B7, B8, B9, A10, B10	+5V DC	OUT	<b>Switched Supply Voltage</b>
A9	EGND		<b>Safety Ground</b>
A5, B5, B6, A7	GND	--	<b>Digital Ground</b>



ds114\_06\_090402




Figure 10: Typical MultiPRO Adapter Dimensions (inches)

## Operating Characteristics

### Absolute Maximum Ratings

Symbol	Description	Value	Units
$V_{CC}$	Supply Voltage	+6.0	V DC
$T_A$	Operating Temperature Range	0° to 70°	° C
$T_{STG}$	Storage Temperature Range	-40° to +85°	° C
$P_D$	Power Dissipation	1.5	W
$I_{OUT}$	DC Output Current (Any Output)	±16	mA

### Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Max	Units
$V_{CC}$	DC Supply Voltage	External Power Supply	4.75	5.25	V DC
$V_{REF}$	Target Reference Voltage		1.5	5.5	V DC
$I_{CC}$	Operating Current		130	200	mA

## Ordering Information

Part Number	Description
HW-MULTIPRO	MultiPRO Desktop Tool
HW-MULTIPRO-EC	MultiPRO Desktop Tool with European plug
HW-MULTIPRO-UK	MultiPRO Desktop Tool with UK plug
HW-MP-PC44-1	44-pin PLCC Adapter for ISP PROMs
HW-MP-VQ44-1	44-pin VQFP Adapter for ISP PROMs
HW-MP-VQ44-2	44-pin VQFP Adapter for CoolRunner-II CPLDs
HW-MP-CP56	56-ball Chip Scale Adapter for CoolRunner-II CPLDs
HW-MP-VQ100	100-pin VQFP Adapter for CoolRunner-II CPLDs
HW-MP-CP132	132-ball Chip Scale Adapter for CoolRunner-II CPLDs
HW-MP-SO20	20-pin SOIC Adapter for ISP PROMs
HW-MP-PC20	20-pin PLCC Adapter for ISP PROMs
HW-MP-PC44-2	44-pin PLCC Adapter for CoolRunner-II CPLDs
HW-MP-TQ144	144-pin TQFP Adapter for CoolRunner-II CPLDs
HW-MP-FT256	256-ball Fine Pitch Thin BGA Adapter for CoolRunner-II CPLDs
HW-MP-FG324	324-ball Fine Pitch BGA Adapter for CoolRunner-II CPLDs
HW-MP-PQ208	208-pin PQFP Adapter for CoolRunner-II CPLDs

## Revision History

The following table shows the revision history for this document.

Date	Version	Revision
12/10/02	1.0	Initial Xilinx release.
12/24/02	1.1	Updated <b>Features</b> , <b>Status Indicators</b> , and <b>Adapter Port: 20-Pin DIN Connector Interface Pin Descriptions</b> .
01/24/03	1.2	Updated <b>Features</b> , <b>Device Adapters</b> , <b>Table 1</b> , <b>Automatic Voltage Sensing</b> , <b>Table 7</b> , and <b>Ordering Information</b> .

