![]() | |
![]() ![]() ![]() ![]() ![]() ![]() ![]() |
Record #1872 Problem Title: Clock Skew Not Accounted for in Path Analysis Problem Description: Clock Skew Not Accounted for in Path Analysis Platform(s): All Architecture(s): XC4000EX Design Step(s): TRCE, PAR Reference Number: 8748 Solution 1: XACT-Performance does not account for clock skew in setup checks of clock-to-set up paths that are clocked by BUFGLS and BUFGE buffers with a common source. End of Record #1872
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals! |
© 1998 Xilinx, Inc. All rights reserved Trademarks and Patents |