

XC2318/L HardWire™ Array Design Verification Form

Company Name		Date	
Customer Name	E-mail		
Address	City	State/Province	
Country Zip Tel ()	Fax ()	
Customer Internal Part Number			
FPGA File Name and Revision Date			
Xilinx HardWire Array Device # (see cross reference table in HardWire Data Book for correct part num 5 V 3.3 V (Check One)	mber)	Grade (Check One)	
HardWire Array Options:			
Input Voltage Levels TTL	Cr	MOS (for low power)	
Configuration Time Interval (D/P High) 64 μs		64 ms	
Internal Pull-up Resistors:			
D/P Yes		No	
CCLK Yes		No	
M0 Yes		No	
PWRDWN Yes		No	
HDC Operation Yes		Only)	
LDC Operation Yes		Only)	
DOUT During Configuration DOUT = DIN		lance	
Oscillator Inactive		Active	
Special Processing Options: Special Processing Requirements	ing	#	
HardWire Terms and Conditions:			
Please put a check mark against the following items as applic			
☐ The application circuit board must have a provision for configuratican be left unpopulated when conversion to the HardWire device reduction path for existing fully debugged programmable designs.	is made. The HardWire	P., XC17128, EPROM, etc.). The socket device is designed to provide a cost	
☐ I certify that the above listed Design File and revision date is the d	J		
☐ I have reviewed the attached Xilinx HardWire Review Report (incl determined that none of the issues raised will be a problem in the		ally hazardous nets) and have	
☐ I authorize Xilinx to start the HardWire fabrication process.	•		
Customer Name	_ Signature	Date	
For Xilinx Use Only			
Xilinx HardWire Design Center Manager:	Signature	Date	
Xilinx Customer Service:	Signature	Date	
NRE PO Number:			
Xilinx Product Engineering Manager:		Date	
Xilinx Part Number (HPC Code):			
Mask Set Hole Mask		ogram Code	