

Enhanced Clocking

DS039 (v1.1) February 10, 2000

**Product Specification** 

#### **Features**

- Industry's first TotalCMOS™ PLD both CMOS design and process technologies
- Fast Zero Power (FZP™) design technique provides ultra-low power and very high speed
- · High speed pin-to-pin delays of 6 ns
- Ultra-low static power of less than 80 μA
- 5V tolerant I/Os to support mixed voltage systems
- 100% routable with 100% utilization while all pins and all macrocells are fixed
- Deterministic timing model that is extremely simple to use
- Up to six clocks with programmable polarity at every macrocell
- 3.3V, In-System Programmable (ISP) using a JTAG interface
  - On-chip supervoltage generation
  - ISP commands include: Enable, Erase, Program, Verify
  - Supported by multiple ISP programming platforms
  - Four pin JTAG interface (TCK, TMS, TDI, TDO)
  - JTAG commands include: Bypass, Idcode
- Support for complex asynchronous clocking
- Innovative XPLA™ architecture combines high speed with extreme flexibility
- 1000 erase/program cycles guaranteed
- · 20 years data retention guaranteed
- Logic expandable to 37 product terms
- PCI compliant
- Advanced 0.35μ E<sup>2</sup>CMOS process
- · Security bit prevents unauthorized access
- Design entry and verification using industry standard and Xilinx CAE tools
- Reprogrammable using industry standard device programmers
- Innovative Control Term structure provides either sum terms or product terms in each logic block for:
  - Programmable 3-state buffer
  - Asynchronous macrocell register preset/reset
  - Up to two asynchronous clocks
- Programmable global 3-state pin facilitates `bed of nails' testing without using logic resources
- · Available in both PLCC and VQFP packages
- Industrial grade operates from 2.7V to 3.6V

## **Description**

The XCR3032A CPLD (Complex Programmable Logic Device) is a member of the CoolRunner™ family of CPLDs from Xilinx. These devices combine high speed and zero power in a 32 macrocell CPLD. With the FZP design technique, the XCR3032A offers true pin-to-pin speeds of 6 ns, while simultaneously delivering power that is less than  $80 \,\mu\text{A}$  at standby without the need for `turbo bits' or other power down schemes. By replacing conventional sense amplifier methods for implementing product terms (a technique that has been used in PLDs since the bipolar era) with a cascaded chain of pure CMOS gates, the dynamic power is also substantially lower than any competing CPLD. These devices are the first TotalCMOS PLDs, as they use both a CMOS process technology and the patented full CMOS FZP design technique. For 5V applications, Xilinx also offers the high speed XCR5032C CPLD that offers pin-to-pin speeds of 6 ns.

XCR3032A: 32 Macrocell CPLD with

The Xilinx FZP CPLDs utilize the patented XPLA (extended Programmable Logic Array) architecture. The XPLA architecture combines the best features of both PLA and PAL type structures to deliver high speed and flexible logic allocation that results in superior ability to make design changes with fixed pinouts. The XPLA structure in each logic block provides a fast 6 ns PAL path with five dedicated product terms per output. This PAL path is joined by an additional PLA structure that deploys a pool of 32 product terms to a fully programmable OR array that can allocate the PLA product terms to any output in the logic block. This combination allows logic to be allocated efficiently throughout the logic block and supports as many as 37 product terms on an output. The speed with which logic is allocated from the PLA array to an output is only 1.5 ns, regardless of the number of PLA product terms used, which results in worst case t<sub>PD</sub>'s of only 7.5 ns from any pin to any other pin. In addition, logic that is common to multiple outputs can be placed on a single PLA product term and shared across multiple outputs via the OR array, effectively increasing design density.

The XCR3032A CPLDs are supported by industry standard CAE tools (Cadence/OrCAD, Exemplar Logic, Mentor, Synopsys, Synario, Viewlogic, and Synplicity), using text (ABEL, VHDL, Verilog) and/or schematic entry. Design verification uses industry standard simulators for functional and timing simulation. Development is supported on personal computer, Sparc, and HP platforms. Device fitting uses Xilinx developed tools including WebFITTER.



The XCR3032A CPLD is reprogrammable using industry standard device programmers from vendors such as Data I/O, BP Microsystems, SMS, and others. The XCR3032A also includes an industry-standard, IEEE 1149.1, JTAG interface through which In-System Programming (ISP) and reprogramming of the device are supported.

#### **XPLA Architecture**

Figure 1 shows a high level block diagram of a 32 macrocell device implementing the XPLA architecture. The XPLA architecture consists of logic blocks that are interconnected by a Zero-power Interconnect Array (ZIA). The ZIA is a virtual crosspoint switch. Each logic block is essentially a 36V16 device with 36 inputs from the ZIA and 16 macrocells. Each logic block also provides 32 ZIA feedback paths from the macrocells and I/O pins.

From this point of view, this architecture looks like many other CPLD architectures. What makes the CoolRunner family unique is what is inside each logic block and the design technique used to implement these logic blocks. The contents of the logic block will be described next.

#### **Logic Block Architecture**

Figure 2 illustrates the logic block architecture. Each logic block contains control terms, a PAL array, a PLA array, and

16 macrocells. The six control terms can individually be configured as either SUM or PRODUCT terms, and are used to control the preset/reset and output enables of the 16 macrocells' flip-flops. In addition, two of the control terms can be used as clock signals (see Macrocell Architecture section for details). The PAL array consists of a programmable AND array with a fixed OR array, while the PLA array consists of a programmable AND array with a programmable OR array. The PAL array provides a high speed path through the array, while the PLA array provides increased product term density.

Each macrocell has five dedicated product terms from the PAL array. The pin-to-pin  $t_{PD}$  of the XCR3032A device through the PAL array is 6 ns. If a macrocell needs more than five product terms, it simply gets the additional product terms from the PLA array. The PLA array consists of 32 product terms, which are available for use by all 16 macrocells. The additional propagation delay incurred by a macrocell using one or all 32 PLA product terms is just 1.5 ns. So the total pin-to-pin  $t_{PD}$  for the XCR3032A using six to 37 product terms is 7.5 ns (6 ns for the PAL + 1.5 ns for the PLA).




Figure 1: Xilinx XPLA CPLD Architecture






Figure 2: Xilinx XPLA Logic Block Architecture



#### Macrocell Architecture

Figure 3 shows the architecture of the macrocell used in the CoolRunner XCR3032A. The macrocell can be configured as either a D- or T-type flip-flop or a combinatorial logic function. A D-type flip-flop is generally more useful for implementing state machines and data buffering while a T-type flip-flop is generally more useful in implementing counters. Each of these flip-flops can be clocked from any one of four sources. Two of the clock sources (CLK0 and CLK1) are connected to low-skew, device-wide clock networks designed to preserve the integrity of the clock signal by reducing skew between rising and falling edges. Clock 0 (CLK0) is designated as a "synchronous" clock and must be driven by an external source. Clock 1 (CLK1) can be used as a "synchronous" clock that is driven by an external source, or as an "asynchronous" clock that is driven by a macrocell equation. Both CLK0 and CLK1 can clock the macrocell flip-flops on either the rising edge or the falling edge of the clock signal. The other clock sources are two of the six control terms (CT2 and CT3) provided in each logic block. These clocks can be individually configured as either a PRODUCT term or SUM term equation created from the 36 signals available inside the logic block. The timing for asynchronous and control term clocks is different in that the t<sub>CO</sub> time is extended by the amount of time that it takes for the signal to propagate through the array and reach the clock network, and the t<sub>SH</sub> time is reduced.

The six control terms of each logic block are used to control the asynchronous Preset/Reset of the flip-flops and the enable/disable of the output buffers in each macrocell. Control terms CT0 and CT1 are used to control the asynchronous Preset/Reset of the macrocell's flip-flop. Note

that the Power-on Reset leaves all macrocells in the "zero" state when power is properly applied, and that the Preset/Reset feature for each macrocell can also be disabled. Control terms CT2 and CT3 can be used as a clock signal to the flip-flops of the macrocells, and as the Output Enable of the macrocell's output buffer. Control terms CT4 and CT5 can be used to control the Output Enable of the macrocell's output buffer. Having four dedicated Output Enable control terms ensures that the CoolRunner devices are PCI compliant. The output buffers can also be always enabled or always disabled. All CoolRunner devices also provide a Global 3-State (GTS) pin, which, when enabled and pulled Low, will 3-state all the outputs of the device. This pin is provided to support "In-Circuit Testing" or "Bed-of-Nails" testing.

There are two feedback paths to the ZIA: one from the macrocell, and one from the I/O pin. The ZIA feedback path before the output buffer is the macrocell feedback path, while the ZIA feedback path after the output buffer is the I/O pin feedback path. When the macrocell is used as an output, the output buffer is enabled, and the macrocell feedback path can be used to feedback the logic implemented in the macrocell. When the I/O pin is used as an input, the output buffer will be 3-stated and the input signal will be fed into the ZIA via the I/O feedback path, and the logic implemented in the buried macrocell can be fed back to the ZIA via the macrocell feedback path. It should be noted that unused inputs or I/Os should be properly terminated (See the section on "Terminations" on page 8 in this data sheet and the app note Terminating Unused I/O Pins in Xilinx XPLA1 and XPLA2 CoolRunner™ CPLDs).




Figure 3: XCR3032A Macrocell Architecture



#### Simple Timing Model

Figure 4 shows the CoolRunner Timing Model. The Cool-Runner timing model looks very much like a 22V10 timing model in that there are three main timing parameters, including t<sub>PD</sub>, t<sub>SU</sub>, and t<sub>CO</sub>. In other architectures, the user may be able to fit the design into the CPLD, but is not sure whether system timing requirements can be met until after the design has been fit into the device. This is because the timing models of competing architectures are very complex and include such things as timing dependencies on the number of parallel expanders borrowed, sharable expanders, varying number of X and Y routing channels used, etc. In the XPLA architecture, the user knows up front whether the design will meet system timing requirements. This is due to the simplicity of the timing model. For example, in the XCR3032A device, the user knows up front that if a given output uses five product terms or less, the  $t_{PD} = 6$  ns, the  $t_{SU} = 3.5$  ns, and the  $t_{CO} = 5$  ns. If an output is using six to 37 product terms, an additional 1.5 ns must be added to the t<sub>PD</sub> and t<sub>SU</sub> timing parameters to account for the time to propagate through the PLA array.

# **TotalCMOS Design Technique for Fast Zero Power**

Xilinx is the first to offer a TotalCMOS CPLD, both in process technology and design technique. Xilinx employs a cascade of CMOS gates to implement its Sum of Products instead of the traditional sense amp approach. This CMOS gate implementation allows Xilinx to offer CPLDs which are both high performance and low power, breaking the paradigm that to have low power, you must have low performance. Refer to Figure 5 and Table 1 showing the I<sub>CC</sub> vs. Frequency of our XCR3032A TotalCMOS CPLD (data taken with two up/down, loadable 16 bit counters at 3.3V, 25°C)

### **JTAG Testing Capability**

JTAG is the commonly-used acronym for the Boundary Scan Test (BST) feature defined for integrated circuits by IEEE Standard 1149.1. This standard defines input/output pins, logic control functions, and commands which facilitate both board and device level testing without the use of specialized test equipment. The Xilinx XCR3032A devices use the JTAG interface for In-System Programming/Reprogramming. Although only a subset of the full JTAG command set is implemented (see Table 2), the devices are fully capable of sitting in a JTAG scan chain.

The Xilinx XCR3032A's JTAG interface includes a TAP Port defined by the IEEE 1149.1 JTAG Specification. As implemented in the Xilinx XCR3032A, the TAP Port includes four of the five pins (refer to Table 3) described in the JTAG specification: TCK, TMS, TDI, and TDO. The fifth signal defined by the JTAG specification is TRST\* (Test Reset). TRST\* is considered an optional signal, since it is not actually required to perform BST or ISP. The Xilinx XCR3032A saves an I/O pin for general purpose use by not implementing the optional TRST\* signal in the JTAG interface. Instead, the Xilinx XCR3032A supports the test reset functionality through the use of its power up reset circuit, which is included in all Xilinx CPLDs. The pins associated with the TAP Port should connect to an external pull-up resistor to keep the JTAG pins from floating when they are not being used (See "Terminations" on page 8.).

In the Xilinx XCR3032A, the four mandatory JTAG pins each require a unique, dedicated pin on the device. The devices come from the factory with these I/O pins set to perform JTAG functions, but through the software, the final function of these pins can be controlled. If the end application will require the device to be reprogrammed at some future time with ISP, then the pins can be left as dedicated JTAG functions, which means they are not available for use as general purpose I/O pins. However, unlike some other CPLDs, the Xilinx XCR3032A allow the macrocells associated with these pins to be used as buried logic when the JTAG/ISP function is enabled. This is the default state for the software, and no action is required to leave these pins enabled for the JTAG/ISP functions. If, however, JTAG/ISP is not required in the end application, the software can specify that this function be turned off and that these pins be used as general purpose I/O. Because the devices initially have the JTAG/ISP functions enabled, the JEDEC file can be down loaded into the device once, after which the JTAG/ISP pins will become general purpose I/O. This feature is good for manufacturing because the devices can be programmed during test and assembly of the end product and yet still use all of the I/O pins after the programming is done. It eliminates the need for a costly, separate programming step in the manufacturing process. Of course, if the JTAG/ISP function is never required, this feature can be turned off in the software and the device can be programmed with an industry-standard programmer, leaving the pins available for I/O functions. Table 4 defines the dedicated pins used by the four mandatory JTAG signals for each of the XCR3032A package types.




Figure 4: CoolRunner Timing Model




Figure 5:  $I_{CC}$  vs. Frequency at  $V_{CC}$  = 3.3 V, 25°C

Table 1: I<sub>CC</sub> vs Frequency (V<sub>CC</sub> = 3.3 V, 25°C)

Frequency (MHz)	0	1	20	40	60	80	100	120	140	160	180	200
Typical I <sub>CC</sub> (mA)	0.1	0.2	2.3	4.5	6.7	9.0	11.2	13.4	15.6	17.8	20.0	22.3



## Table 2: XCR3032A Low-Level JTAG Boundary-Scan Commands

Instruction (Instruction Code) Register Used	Description
Bypass (1111) Bypass Register	Places the 1 bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through the selected device to adjacent devices during normal device operation. The Bypass instruction can be entered by holding TDI at a constant high value and completing an Instruction-Scan cycle.
Idcode (0001) Boundary-Scan Register	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO. The IDCODE instruction permits blind interrogation of the components assembled onto a printed circuit board. Thus, in circumstances where the component population may vary, it is possible to determine what components exist in a product.

#### **Table 3: JTAG Pin Description**

PIN	NAME	DESCRIPTION
TCK	Test Clock Output	Clock pin to shift the serial data and instructions in and out of the TDI and TDO pins, respectively.
TMS		Serial input pin selects the JTAG instruction mode. TMS should be driven high during user mode operation.
TDI	Test Data Input	Serial input pin for instructions and test data. Data is shifted in on the rising edge of TCK.
TDO		Serial output pin for instructions and test data. Data is shifted out on the falling edge of TCK. The signal is 3-stated if data is not being shifted out of the device.

### Table 4: XCR3032A JTAG Pinout by Package Type

Device	(Pin Number / Macrocell #)						
XCR3032A	TCK	TMS	TDI	TDO			
44-pin PLCC	32/B8	13/A8	7/A3	38/B3			
44-pin VQFP	26/B8	7/A8	1/A3	32/B3			



### 3.3-Volt, In-System Programming (ISP)

ISP is the ability to reconfigure the logic and functionality of a device, printed circuit board, or complete electronic system before, during, and after its manufacture and shipment to the end customer. ISP provides substantial benefits in each of the following areas:

- Design
  - Faster time-to-market
  - Debug partitioning and simplified prototyping
  - Printed circuit board reconfiguration during debug
  - Better device and board level testing
- Manufacturing
  - Multi-Functional hardware
  - Reconfigurability for test
  - Eliminates handling of "fine lead-pitch" components for programming
  - Reduced Inventory and manufacturing costs
  - Improved quality and reliability
- Field Support
  - Easy remote upgrades and repair
  - Support for field configuration, re-configuration, and customization

The Xilinx XCR3032A allows for 3.3V, in-system programming/reprogramming of its EEPROM cells via its JTAG interface. An on-chip charge pump eliminates the need for externally-provided supervoltages, so that the XCR3032A may be easily programmed on the circuit board using only the 3.3V supply required by the device for normal operation. A set of low-level ISP basic commands implemented in the XCR3032A enable this feature. The ISP commands implemented in the Xilinx XCR3032A are specified in Table 5. Please note that an ENABLE command must precede all ISP commands unless an ENABLE command has already been given for a preceding ISP command.

#### **Terminations**

The CoolRunner XCR3032A CPLDs are TotalCMOS devices. As with other CMOS devices, it is important to consider how to properly terminate unused inputs and I/O pins when fabricating a PC board. Allowing unused inputs

and I/O pins to float can cause the voltage to be in the linear region of the CMOS input structures, which can increase the power consumption of the device. The XCR3032A CPLDs have programmable on-chip, pull-down resistors on each I/O pin. These pull-downs are automatically activated by the fitter software for all unused I/O pins. Note that an I/O macrocell used as buried logic that does not have the I/O pin used for input is considered to be unused, and the pull-down resistors will be turned on. Xilinx' recommends that any unused I/O pins on the XCR3032A device be left unconnected.

There are no on-chip pull-down structures associated with the dedicated input pins. Xilinx recommends that any unused dedicated inputs be terminated with external  $10k\Omega$  pull-up resistors. These pins can be directly connected to  $V_{CC}$  or GND, but using the external pull-up resistors maintains maximum design flexibility should one of the unused dedicated inputs be needed due to future design changes.

When using the JTAG/ISP functions, it is also recommended that  $10 \mathrm{k}\Omega$  pull-up resistors be used on each of the four mandatory signals. Letting these signals float can cause the voltage on TMS to come close to ground, which could cause the device to enter JTAG/ISP mode at unspecified times. For more details on JTAG and ISP for the XCR3032A, refer to the related application note: *JTAG and ISP Overview for Xilinx XPLA 1 and XPLA2 CPLDs.* 

### JTAG and ISP Interfacing

A number of industry-established methods exist for JTAG/ISP interfacing with CPLD's and other integrated circuits. The Xilinx XCR3032A supports the following methods:

- · PC parallel port
- · Workstation or PC serial port
- · Embedded processor
- Automated test equipment
- Third party programmers
- High-End ISP tools

Table 5: Low Level ISP Commands

Instruction (Register Used)	Instruction Code	Description
Enable (ISP Shift Register)	1001	Enables the Erase, Program, and Verify commands.
Erase (ISP Shift Register)		Erases the entire EEPROM array.
Program (ISP Shift Register)		Programs the data in the ISP Shift Register into the addressed EEPROM row.
Verify (ISP Shift Register)		Transfers the data from the addressed row to the ISP Shift Register. The data can then be shifted out and compared with the JEDEC file. The outputs during this operation can be defined by the user.



## **Programming Specifications**

Symbol	Parameter	Min.	Max.	Unit
DC Param	eters	•		
V <sub>CCP</sub>	V <sub>CC</sub> supply program/verify	3.0	3.6	V
I <sub>CCP</sub>	I <sub>CC</sub> limit program/verify		200	mA
$V_{IH}$	Input voltage (High)	2.0		V
V <sub>IL</sub>	Input voltage (Low)		0.8	V
$V_{SOL}$	Output voltage (Low)		0.5	V
V <sub>SOH</sub>	Output voltage (High)	2.4		V
TDO_I <sub>OL</sub>	Output current (Low)	8		mA
TDO_I <sub>OH</sub>	Output current (High)	8		mA
AC Param	eters			
f <sub>MAX</sub>	TCK maximum frequency	10		MHz
PWE	Pulse width erase	100		ms
PWP	Pulse width program	10		ms
PWV	Pulse width verify	10		μs
INIT	Initialization time	100		μs
TMS_SU	TMS setup time before TCK ↑	10		ns
TDI_SU	TDI setup time before TCK ↑	10		ns
TMS_H	TMS hold time after TCK ↑	25		ns
TDI_H	TDI hold time after TCK ↑	25		ns
TDO_CO	TDO valid after TCK ↓		40	ns

## **Absolute Maximum Ratings<sup>1</sup>**

Symbol	Parameter	Min.	Max.	Unit
$V_{CC}$	Supply voltage <sup>2</sup>	-0.5	4.6	V
V <sub>I</sub>	Input voltage	-1.2	5.75	V
V <sub>OUT</sub>	Output voltage	-0.5	$V_{CC} + 0.5$	V
I <sub>IN</sub>	Input current	-30	30	mA
$T_J$	Maximum junction temperature	-40	150	°C
T <sub>str</sub>	Storage temperature	-65	150	°C

#### Notes:

## **Operating Range**

Product Grade	Temperature	Voltage
Commercial	0 to +70°C	3.0 to 3.6V
Industrial	-40 to +85°C	2.7 to 3.6V

Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only.
Functional operation at these or any other condition above those indicated in the operational and programming specification is not implied.

<sup>2.</sup> The chip supply voltage must rise monotonically.



## **DC Electrical Characteristics For Commercial Grade Devices**

Commercial:  $0^{\circ}C \le T_{AMB} \le +70^{\circ}C$ ;  $3.0V \le V_{CC} \le 3.6V$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$V_{IL}$	Input voltage low	$V_{CC} = 3.0V$		0.8	V
V <sub>IH</sub>	Input voltage high	V <sub>CC</sub> = 3.6V	2.0		V
V <sub>I</sub>	Input clamp voltage	$V_{CC} = 3.0V, I_{IN} = -18 \text{ mA}$		-1.2	V
$V_{OL}$	Output voltage low	$V_{CC} = 3.0V, I_{OL} = 12 \text{ mA}$		0.5	V
V <sub>OH</sub>	Output voltage high	$V_{CC} = 3.0V, I_{OH} = -1.2 \text{ mA}$	2.4		V
I <sub>I</sub>	Input leakage current	V <sub>IN</sub> = 0 to 5.25V	-10	10	μΑ
I <sub>OZ</sub>	3-stated output leakage current	V <sub>IN</sub> = 0 to 5.25V	-10	10	μΑ
I <sub>CCQ</sub> <sup>1</sup>	Standby current	$V_{CC} = 3.6V, T_{AMB} = 0^{\circ}C$		80	μΑ
I <sub>CCD</sub> <sup>1, 2</sup>	Dynamic current	$V_{CC} = 3.6V$ , $T_{AMB} = 0$ °C at 1 MHz		1	mA
		$V_{CC} = 3.6V$ , $T_{AMB} = 0$ °C at 50 MHz		1.5	mA
Ios	Short circuit output current <sup>3</sup>	One pin at a time for no longer than 1	-50	-200	mA
		second			
$C_{IN}$	Input pin capacitance <sup>3</sup>	$T_{AMB} = 25^{\circ}C$ , $f = 1 MHz$		8	pF
C <sub>CLK</sub>	Clock input capacitance <sup>3</sup>	$T_{AMB} = 25^{\circ}C$ , $f = 1 MHz$	5	12	pF
C <sub>I/O</sub>	I/O pin capacitance <sup>3</sup>	$T_{AMB} = 25^{\circ}C$ , $f = 1 MHz$		10	pF

#### Notes:

- 1. See Table 1 on page 6 for typical values.
- This parameter measured with a 16-bit, loadable up/down counter loaded into every logic block, with all outputs disabled and unloaded. Inputs are tied to V<sub>CC</sub> or ground. This parameter guaranteed by design and characterization, not testing.
- 3. Typical values, not tested.



## AC Electrical Characteristics<sup>1</sup> For Commercial Grade Devices

Commercial:  $0^{\circ}C \le T_{AMB} \le +70^{\circ}C$ ;  $3.0 \text{ V} \le V_{CC} \le 3.6 \text{ V}$ 

			6		7		0	
Symbol	Parameter	Min.	Max	Min.	Max	Min.	Max	Unit
t <sub>PD_PAL</sub>	Propagation delay time, input (or feedback node) to output through PAL	2	6	2	7.5	2	10	ns
t <sub>PD_PLA</sub>	Propagation delay time, input (or feedback node) to output through PAL + PLA	3	7.5	3	9	3	11.5	ns
t <sub>CO</sub>	Clock to out (global synchronous clock from pin)	2	5	2	5.5	2	7	ns
t <sub>SU_PAL</sub>	Setup time (from input or feedback node) through PAL	3.5		4		5		ns
t <sub>SU_PLA</sub>	Setup time (from input or feedback node) through PAL + PLA	5		5.5		6.5		ns
t <sub>H</sub>	Hold time <sup>2</sup>		0		0		0	ns
t <sub>CH</sub>	Clock High time <sup>2</sup>	2		2.5		3		ns
t <sub>CL</sub>	Clock Low time <sup>2</sup>	2		2.5		3		ns
$t_R$	Input rise time <sup>2</sup>		100		100		100	ns
t <sub>F</sub>	Input fall time <sup>2</sup>		100		100		100	ns
f <sub>MAX1</sub>	Maximum FF toggle rate <sup>2</sup> (1/t <sub>CH</sub> + t <sub>CL</sub> )	250		200		166		MHz
f <sub>MAX2</sub>	Maximum internal frequency <sup>2</sup> (1/t <sub>SUPAL</sub> + t <sub>CF</sub> )	154		133		100		MHz
f <sub>MAX3</sub>	Maximum external frequency <sup>2</sup> (1/t <sub>SUPAL</sub> + t <sub>CO</sub> )	118		105		83		MHz
t <sub>BUF</sub>	Output buffer delay time <sup>2</sup>		2		2		2	ns
t <sub>PDF_PAL</sub>	Input (or feedback node) to internal feedback node delay time through PAL <sup>2</sup>		4		5.5		8	ns
t <sub>PDF_PLA</sub>	Input (or feedback node) to internal feedback node delay time through PAL + PLA $^{\rm 2}$		5.5		7		9.5	ns
t <sub>CF</sub>	Clock to internal feedback node delay time <sup>2</sup>		3		3.5		5	ns
t <sub>INIT</sub>	Delay from valid V <sub>CC</sub> to valid reset <sup>2</sup>		20		20		20	μs
t <sub>ER</sub>	Input to output disable <sup>2, 3</sup>		8		9		9.5	ns
t <sub>EA</sub>	Input to output valid <sup>2</sup>		8		9		9.5	ns
t <sub>RP</sub>	Input to register preset <sup>2</sup>		8		9		9.5	ns
t <sub>RR</sub>	Input to register reset <sup>2</sup>		8		9		9.5	ns

#### Notes:

<sup>1.</sup> Specifications measured with one output switching. See Figure 6 and Table 6 for derating.

<sup>2.</sup> This parameter guaranteed by design and characterization, not by test.

<sup>3.</sup> Output  $C_L = 5 pF$ .



## **DC Electrical Characteristics For Industrial Grade Devices**

Industrial:  $-40^{\circ}C \le T_{AMB} \le +85^{\circ}C$ ;  $2.7V \le V_{CC} \le 3.6V$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$V_{IL}$	Input voltage low	$V_{CC} = 2.7V$		0.8	V
V <sub>IH</sub>	Input voltage high	V <sub>CC</sub> = 3.6V	2.0		V
V <sub>I</sub>	Input clamp voltage	$V_{CC} = 2.7V$ , $I_{IN} = -18 \text{ mA}$		-1.2	V
V <sub>OL</sub>	Output voltage low	V <sub>CC</sub> = 2.7V, I <sub>OL</sub> = 8 mA		0.5	V
		$V_{CC} = 3.0V, I_{OL} = 12 \text{ mA}$		0.5	V
V <sub>OH</sub>	Output voltage high	$V_{CC} = 2.7V, I_{OH} = -8 \text{ mA}$	2.4		V
		$V_{CC} = 3.0V, I_{OH} = -12 \text{ mA}$	2.4		V
I <sub>I</sub>	Input leakage current	V <sub>IN</sub> = 0 to 5.5 V	-10	10	μΑ
I <sub>OZ</sub>	3-stated output leakage current	V <sub>IN</sub> = 0 to 5.5 V	-10	10	μΑ
I <sub>CCQ</sub> <sup>1</sup>	Standby current	V <sub>CC</sub> = 3.6V, T <sub>AMB</sub> = -40°C		100	μA
I <sub>CCD</sub> <sup>1, 2</sup>	Dynamic current	$V_{CC}$ = 3.6V, $T_{AMB}$ = -40°C at 1 MHz		1	mA
		$V_{CC} = 3.6V, T_{AMB} = -40^{\circ}C \text{ at } 50 \text{ MHz}$		15	mA
los	Short circuit output current <sup>3</sup>	One pin at a time for no longer than 1 second	-50	-230	mA
C <sub>IN</sub>	Input pin capacitance <sup>3</sup>	T <sub>AMB</sub> = 25°C, f = 1 MHz		8	pF
C <sub>CLK</sub>	Clock input capacitance <sup>3</sup>	T <sub>AMB</sub> = 25°C, f = 1 MHz	5	12	pF
C <sub>I/O</sub>	I/O pin capacitance <sup>3</sup>	T <sub>AMB</sub> = 25°C, f = 1 MHz		10	pF

#### Notes:

<sup>1.</sup> See Table 1 on page 6 for typical values.

This parameter measured with a 16-bit, loadable up/down counter loaded into every logic block, with all outputs disabled and unloaded. Inputs are tied to V<sub>CC</sub> or ground. This parameter guaranteed by design and characterization, not testing.

<sup>3.</sup> Typical values, not tested.



## AC Electrical Characteristics<sup>1</sup> For Industrial Grade Devices

Industrial:  $-40^{\circ}\text{C} \le \text{T}_{AMB} \le +85^{\circ}\text{C}$ ; 2.7 V  $\le$  V<sub>CC</sub>  $\le$  3.6 V

Complete	Danamatan		7	1	I Imia	
Symbol	Parameter	Min.	Max.	Min.	<b>Max.</b>	Unit
t <sub>PD_PAL</sub>	Propagation delay time, input (or feedback node) to output through PAL	2	7.5	2	10	ns
t <sub>PD_PLA</sub>	Propagation delay time, input (or feedback node) to output through PAL + PLA	3	9	3	11.5	ns
$t_{CO}$	Clock to out (global synchronous clock from pin)	2	6	2	7.5	ns
t <sub>SU_PAL</sub>	Setup time (from input or feedback node) through PAL	4.5		5.5		ns
t <sub>SU_PLA</sub>	Setup time (from input or feedback node) through PAL + PLA	6		7		ns
t <sub>H</sub>	Hold time <sup>2</sup>		0		0	ns
t <sub>CH</sub>	Clock High time <sup>2</sup>	3		3.5		ns
$t_{CL}$	Clock Low time <sup>2</sup>	3		3.5		ns
t <sub>R</sub>	Input rise time <sup>2</sup>		100		100	ns
t <sub>F</sub>	Input fall time <sup>2</sup>		100		100	ns
f <sub>MAX1</sub>	Maximum FF toggle rate <sup>2</sup> (1/t <sub>CH</sub> + t <sub>CL</sub> )	166		143		MHz
f <sub>MAX2</sub>	Maximum internal frequency <sup>2</sup> (1/t <sub>SUPAL</sub> + t <sub>CF</sub> )	118		91		MHz
f <sub>MAX3</sub>	Maximum external frequency <sup>2</sup> (1/t <sub>SUPAL</sub> + t <sub>CO</sub> )	95		77		MHz
t <sub>BUF</sub>	Output buffer delay time <sup>2</sup>		2		2	ns
t <sub>PDF_PAL</sub>	Input (or feedback node) to internal feedback node delay time through PAL <sup>2</sup>		5.5		8	ns
t <sub>PDF_PLA</sub>	Input (or feedback node) to internal feedback node delay time through PAL + PLA <sup>2</sup>		7		9.5	ns
t <sub>CF</sub>	Clock to internal feedback node delay time <sup>2</sup>		4		5.5	ns
t <sub>INIT</sub>	Delay from valid V <sub>CC</sub> to valid reset <sup>2</sup>		20		20	μs
t <sub>ER</sub>	Input to output disable <sup>2, 3</sup>		9		10	ns
t <sub>EA</sub>	Input to output valid <sup>2</sup>		9		10	ns
t <sub>RP</sub>	Input to register preset <sup>2</sup>		9		10	ns
t <sub>RR</sub>	Input to register reset <sup>2</sup>		9		10	ns


Specifications measured with one output switching. See Figure 6 and Table 6 for derating.
This parameter guaranteed by design and characterization, not by test.

<sup>3.</sup> Output  $C_L = 5 pF$ .



## **Switching Characteristics**

The test load circuit and load values for the AC Electrical Characteristics are illustrated below.



COMPONENT	VALUES
R1	390Ω
R2	390Ω
C1	35 pF

MEASUREMENT	S1	S2
t <sub>PZH</sub>	Open	Closed
t <sub>PZL</sub>	Closed	Open
t <sub>P</sub>	Closed	Closed

Note: For  $t_{PHZ}$  and  $t_{PLZ}$  C = 5 pF, and 3-state levels are measured 0.5V from steady state active level.

SP00650

SP00368





Figure 6: t<sub>PD PAL</sub> vs. Output Switching



MEASUREMENTS:

All circuit delays are measured at the +1.5V level of inputs and outputs, unless otherwise specified.

Input Pulses

Figure 7: Voltage Waveform

Table 6:  $t_{PD\_PAL}$  vs # of Outputs Switching (V<sub>CC</sub> = 3.3 V, T = 25°C)

# of Outputs	1	2	4	8	12	16
Typical (ns)	4.9	4.9	5.2	5.8	6.3	7.0




## **Pin Function and Location**

## **Pin Descriptions**


Pin #	PLCC	TQFP	Pin #	PLCC	TQFP
1	IN1	I/O-A3 (TDI)	23	V <sub>CC</sub>	I/O-B10
2	IN3	I/O-A4	24	I/O-B15	GND
3	V <sub>CC</sub>	I/O-A5	25	I/O-B14	I/O-B9
4	I/O-A0-CK1	GND	26	I/O-B13	I/O-B8 (TCK)
5	I/O-A1	I/O-A6	27	I/O-B12	I/O-B7
6	I/O-A2	I/O-A7	28	I/O-B11	I/O-B6
7	I/O-A3 (TDI)	I/O-A8 (TMS)	29	I/O-B10	V <sub>CC</sub>
8	I/O-A4	I/O-A9	30	GND	I/O-B5
9	I/O-A5	V <sub>CC</sub>	31	I/O-B9	I/O-B4
10	GND	I/O-A10	32	I/O-B8 (TCK)	I/O-B3 (TDO)
11	I/O-A6	I/O-A11	33	I/O-B7	I/O-B2
12	I/O-A7	I/O-A12	34	I/O-B6	I/O-B1
13	I/O-A8 (TMS)	I/O-A13	35	V <sub>CC</sub>	I/O-B0
14	I/O-A9	I/O-A14	36	I/O-B5	GND
15	V <sub>CC</sub>	I/O-A15	37	I/O-B4	IN0/CK0
16	I/O-A10	GND	38	I/O-B3 (TDO)	IN2-gtsn
17	I/O-A11	V <sub>CC</sub>	39	I/O-B2	IN1
18	I/O-A12	I/O-B15	40	I/O-B1	IN3
19	I/O-A13	I/O-B14	41	I/O-B0	V <sub>CC</sub>
20	I/O-A14	I/O-B13	42	GND	I/O-A0-CK1
21	I/O-A15	I/O-B12	43	I/O-CK0	I/O-A1
22	GND	I/O-B11	44	IN2-gtsn	I/O-A2

## XCR3032A - 44-pin PLCC

XCR3032A - 44-pin VQFP








SP00547A



## **Ordering Information**



#### **Speed Options**

-10: 10 ns pin-to-pin delay -7: 7.5 ns pin-to-pin delay -6: 6 ns pin-to-pin delay

#### **Temperature Range**

C = Commercial,  $T_A = 0$ °C to +70°C I = Industrial,  $T_A = -40$ °C to +85°C

#### **Packaging Options**

VQ44: 44-pin VQFP PC44: 44-pin PLCC

## **Component Availability**

Pins		44		
Туре		Plastic VQFP	Plastic PLCC	
Code		VQ44	PC44	
XCR3032A -10		C, I	C, I	
	-7	C, I	C, I	
	-6	С	С	

## **Revision Table**

Date	Revision #	Revision		
8/3/99	1.0	Initial product release		
2/10/00	1.1	Converted to Xilinx format and updated.		