

XCR5064: 64 Macrocell CPLD

DS043 (v1.1) February 10, 2000

Product Specification

Features.

- Industry's first TotalCMOS™ PLD both CMOS design and process technologies
- Fast Zero Power (FZP™) design technique provides ultra-low power and very high speed
- High speed pin-to-pin delays of 7.5 ns
- Ultra-low static power of less than 100 μA
- 100% routable with 100% utilization while all pins and all macrocells are fixed
- Deterministic timing model that is extremely simple to use
- Four clocks with programmable polarity at every macrocell
- · Support for asynchronous clocking
- Innovative XPLA[™] architecture combines high speed with extreme flexibility
- 1000 erase/program cycles guaranteed
- 20 years data retention guaranteed
- · Logic expandable to 37 product terms
- PCI compliant
- Advanced 0.5μ E²CMOS process
- · Security bit prevents unauthorized access
- Design entry and verification using industry standard and Xilinx CAE tools
- Reprogrammable using industry standard device programmers
- Innovative Control Term structure provides either sum terms or product terms in each logic block for:
 - Programmable 3-state buffer
 - Asynchronous macrocell register preset/reset
- Programmable global 3-state pin facilitates `bed of nails' testing without using logic resources
- Available in PLCC, VQFP, and PQFP packages
- Available in both Commercial and Industrial grades

Description

The XCR5064 CPLD (Complex Programmable Logic Device) is the second in a family of CoolRunner™ CPLDs from Xilinx. These devices combine high speed and zero power in a 64 macrocell CPLD. With the FZP design technique, the XCR5064 offers true pin-to-pin speeds of 7.5 ns, while simultaneously delivering power that is less than 100 μA at standby without the need for `turbo bits' or other power down schemes. By replacing conventional sense amplifier methods for implementing product terms (a technique that has been used in PLDs since the bipolar era) with a cascaded chain of pure CMOS gates, the dynamic power is also substantially lower than any competing

CPLD. These devices are the first TotalCMOS PLDs, as they use both a CMOS process technology **and** the patented full CMOS FZP design technique. For 3V applications, Xilinx also offers the high speed PZ3064 CPLD that offers these features in a full 3V implementation.

The Xilinx FZP CPLDs utilize the patented XPLA (eXtended Programmable Logic Array) architecture. The XPLA architecture combines the best features of both PLA and PAL type structures to deliver high speed and flexible logic allocation that results in superior ability to make design changes with fixed pinouts. The XPLA structure in each logic block provides a fast 7.5 ns PAL path with five dedicated product terms per output. This PAL path is joined by an additional PLA structure that deploys a pool of 32 product terms to a fully programmable OR array that can allocate the PLA product terms to any output in the logic block. This combination allows logic to be allocated efficiently throughout the logic block and supports as many as 37 product terms on an output. The speed with which logic is allocated from the PLA array to an output is only 2.0 ns, regardless of the number of PLA product terms used, which results in worst case t_{PD}'s of only 9.5 ns from any pin to any other pin. In addition, logic that is common to multiple outputs can be placed on a single PLA product term and shared across multiple outputs via the OR array, effectively increasing design density.

The XCR5064 CPLDs are supported by industry standard CAE tools (Cadence/OrCAD, Exemplar Logic, Mentor, Synopsys, Synario, Viewlogic, and Synplicity), using text (ABEL, VHDL, Verilog) and/or schematic entry. Design verification uses industry standard simulators for functional and timing simulation. Development is supported on personal computer, Sparc, and HP platforms. Device fitting uses a Xilinx developed tool, XPLA Professional (available on the Xilinx web site).

The XCR5064 CPLD is reprogrammable using industry standard device programmers from vendors such as Data I/O, BP Microsystems, SMS, and others.



XPLA Architecture

Figure 1 shows a high level block diagram of a 64 macrocell device implementing the XPLA architecture. The XPLAE architecture consists of logic blocks that are interconnected by a Zero-power Interconnect Array (ZIA). The ZIA is a virtual crosspoint switch. Each logic block is essentially a 36V16 device with 36 inputs from the ZIA and 16 macrocells. Each logic block also provides 32 ZIA feedback paths from the macrocells and I/O pins.

From this point of view, this architecture looks like many other CPLD architectures. What makes the CoolRunner family unique is what is inside each logic block and the design technique used to implement these logic blocks. The contents of the logic block will be described next.

Logic Block Architecture

Figure 2 illustrates the logic block architecture. Each logic block contains control terms, a PAL array, a PLA array, and 16 macrocells. the six control terms can individually be con-

figured as either SUM or PRODUCT terms, and are used to control the preset/reset and output enables of the 16 macrocells' flip-flops. The PAL array consists of a programmable AND array with a fixed OR array, while the PLA array consists of a programmable AND array with a programmable OR array. The PAL array provides a high speed path through the array, while the PLA array provides increased product term density.

Each macrocell has five dedicated product terms from the PAL array. The pin-to-pin t_{PD} of the XCR5064 device through the PAL array is 7.5 ns. If a macrocell needs more than five product terms, it simply gets the additional product terms from the PLA array. The PLA array consists of 32 product terms, which are available for use by all 16 macrocells. The additional propagation delay incurred by a macrocell using one or all 32 PLA product terms is just 2.0 ns. So the total pin-to-pin t_{PD} for the XCR5064 using six to 37 product terms is 9.5 ns (7.5 ns for the PAL + 2.0 ns for the PLA).




Figure 1: Xilinx XPLA CPLD Architecture






Figure 2: Xilinx XPLA Logic Block Architecture



Macrocell Architecture

Figure 3 shows the architecture of the macrocell used in the CoolRunner family. The macrocell consists of a flip-flop that can be configured as either a D- or T-type. A D-type flip-flop is generally more useful for implementing state machines and data buffering. A T-type flip-flop is generally more useful in implementing counters. All CoolRunner family members provide both synchronous and asynchronous clocking and provide the ability to clock off either the falling or rising edges of these clocks. These devices are designed such that the skew between the rising and falling edges of a clock are minimized for clocking integrity. There are 4 clocks available on the XCR5064 device. Clock 0 (CLK0) is designated as the "synchronous" clock and must be driven by an external source. Clock 1 (CLK1), Clock 2 (CLK2), and Clock 3 (CLK3) can either be used as a synchronous clock (driven by an external source) or as an asynchronous clock (driven by a macrocell equation). The timing for asynchronous clocks is different in that the t_{CO} time is extended by the amount of time that it takes for the signal to propagate through the array and reach the clock network, and the t_{SLI} time is reduced.

Two of the control terms (CT0 and CT1) are used to control the Preset/Reset of the macrocell's flip-flop. The Preset/Reset feature for each macrocell can also be disabled. Note that the Power-on Reset leaves all macrocells in the "zero" state when power is properly applied. The other four control terms (CT2-CT5) can be used to control the Output Enable of the macrocell's output buffers. The reason there are as many control terms dedicated for the Output Enable of the macrocell is to insure that all CoolRunner devices are PCI compliant. The macrocell's output buffers can also be always enabled or disabled. All CoolRunner devices also provide a Global 3-state (GTS) pin, which, when enabled and pulled Low, will 3-state all the outputs of the device. This pin is provided to support "In-Circuit Testing" or "Bed-of-Nails Testing".

There are two feedback paths to the ZIA: one from the macrocell, and one from the I/O pin. The ZIA feedback path before the output buffer is the macrocell feedback path, while the ZIA feedback path after the output buffer is the I/O pin ZIA path. When the macrocell is used as an output, the output buffer is enabled, and the macrocell feedback path can be used to feedback the logic implemented in the macrocell. When the I/O pin is used as an input, the output buffer will be 3-stated and the input signal will be fed into the ZIA via the I/O feedback path, and the logic implemented in the buried macrocell can be fed back to the ZIA via the macrocell feedback path. It should be noted that unused inputs or I/Os should be properly terminated.

Terminations

The CoolRunner XCR5064 CPLDs are TotalCMOS devices. As with other CMOS devices, it is important to consider how to properly terminate unused inputs and I/O pins when fabricating a PC board. Allowing unused inputs and I/O pins to float can cause the voltage to be in the linear region of the CMOS input structures, which can increase the power consumption of the device. The XCR5064 CPLDs have programmable on-chip pull-down resistors on each I/O pin. These pull-downs are automatically activated by the fitter software for all unused I/O pins. Note that an I/O macrocell used as buried logic that does not have the I/O pin used for input is considered to be unused, and the pull-down resistors will be turned on. We recommend that any unused I/O pins on the XCR5064 device be left unconnected.

There are no on-chip pull-down structures associated with the dedicated input pins. Xilinx recommends that any unused dedicated inputs be terminated with external $10k\Omega$ pull-up resistors. These pins can be directly connected to V_{CC} or GND, but using the external pull-up resistors maintains maximum design flexibility should one of the unused dedicated inputs be needed due to future design changes.






Figure 3: XCR5064 Macrocell Architecture

Simple Timing Model

Figure 4 shows the CoolRunner Timing Model. The Cool-Runner timing model looks very much like a 22V10 timing model in that there are three main timing parameters, including t_{PD}, t_{SU}, and t_{CO}. In other architectures, the user may be able to fit the design into the CPLD, but is not sure whether system timing requirements can be met until after the design has been fit into the device. This is because the timing models of competing architectures are very complex and include such things as timing dependencies on the number of parallel expanders borrowed, sharable expanders, varying number of X and Y routing channels used, etc. In the XPLA architecture, the user knows up front whether the design will meet system timing requirements. This is due to the simplicity of the timing model. For example, in the XCR5064 device, the user knows up front that if a given output uses 5product terms or less, the $t_{PD} = 7.5$ ns, the $t_{SU_PAL} = 4$ ns, and the $t_{CO} = 5.5$ ns. If an output is using six to 37 product terms, an additional 2 ns must be added to the t_{PD} and t_{SU} timing parameters to account for the time to propagate through the PLA array.

TotalCMOS Design Technique for Fast Zero Power

Xilinx is the first to offer a TotalCMOS CPLD, both in process technology and design technique. Xilinx employs a cascade of CMOS gates to implement its Sum of Products instead of the traditional sense amp approach. This CMOS gate implementation allows Xilinx to offer CPLD which are both high performance and low power, breaking the paradigm that to have low power, you must have low performance. Refer to Figure 5 and Table 1 showing the $I_{\rm CC}$ vs. Frequency of our XCR5064 TotalCMOS CPLD.




Figure 4: CoolRunner Timing Model






Figure 5: V_{CC} vs. Frequency at $V_{CC} = 5.0V$, $25^{\circ}C$

Table 1: I_{CC} vs. Frequency ($V_{CC} = 5.0V. 25^{\circ}C$)

Frequency (MHz)	0	20	40	60	80	100	120	140
Typical I _{CC} (mA)	0.08	24	47	72	92	114	141	163

Absolute Maximum Ratings¹

Symbol	Parameter	Min.	Max.	Unit
V_{CC}	Supply voltage ²	-0.5	7.0	V
V _I	Input voltage	-1.2	V _{CC} +0.5	V
V _{OUT}	Output voltage	-0.5	V _{CC} +0.5	V
I _{IN}	Input current	-30	30	mA
I _{OUT}	Output current	-100	100	mA
T_J	Maximum junction temperature	-40	150	°C
T _{str}	Storage temperature	-65	150	°C

Notes:

Operating Range

Product Grade	Temperature	Voltage
Commercial	0 to +70°C	5.0V +5%
Industrial	-40 to +85°C	5.0V +10%

Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only.
 Functional operation at these or any other condition above those indicated in the operational and programming specification is not implied.

^{2.} The chip supply voltage must rise monotonically.



DC Electrical Characteristics For Commercial Grade Devices

Commercial: $0^{\circ}C \le T_{AMB} \le +70^{\circ}C$; $4.75V \le V_{CC} \le 5.25V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V_{IL}	Input voltage low	V _{CC} = 4.75V		0.8	V
V _{IH}	Input voltage high	V _{CC} = 5.25V	2.0		V
V _I	Input clamp voltage	$V_{CC} = 4.75V, I_{IN} = -18 \text{ mA}$		-1.2	V
V _{OL}	Output voltage low	$V_{CC} = 4.75V$, $I_{OL} = 12 \text{ mA}$		0.5	V
V _{OH}	Output voltage high	$V_{CC} = 4.75V$, $I_{OH} = -12 \text{ mA}$	2.4		V
I _I	Input leakage current	$V_{IN} = 0$ to V_{CC}	-10	10	μΑ
I _{OZ}	3-stated output leakage current	$V_{IN} = 0$ to V_{CC}	-10	10	μΑ
I _{CCQ} ¹	Standby current	$V_{CC} = 5.25V, T_{AMB} = 0^{\circ}C$		80	μΑ
I _{CCD} ^{1, 2}	Dynamic current	$V_{CC} = 5.25V$, $T_{AMB} = 0$ °C at 1 MHz		3	mA
		$V_{CC} = 5.25V$, $T_{AMB} = 0$ °C at 50 MHz		65	mA
Ios	Short circuit output current ³	One pin at a time for no longer than 1	-50	-200	mA
		second			
C _{IN}	Input pin capacitance ³	$T_{AMB} = 25$ °C, $f = 1$ MHz		8	pF
C _{CLK}	Clock input capacitance ³	T _{AMB} = 25°C, f = 1 MHz	5	12	pF
C _{I/O}	I/O pin capacitance ³	$T_{AMB} = 25$ °C, $f = 1$ MHz		10	pF

Notes:

- 1. See Table 1 on page 6 for typical values.
- This parameter measured with a 16-bit, loadable up/down counter loaded into every logic block, with all outputs enabled and unloaded. Inputs are tied to V_{CC} or ground. This parameter guaranteed by design and characterization, not testing.
- 3. Typical values, not tested.



AC Electrical Characteristics 1 For Commercial Grade Devices

Commercial: $0^{\circ}C \le T_{AMB} \le +70^{\circ}C$; $4.75V \le V_{CC} \le 5.25V$

Symbol	Parameter.		7	1	l lmit	
Symbol			Max.	Min.	Max.	Unit
t _{PD_PAL}	Propagation delay time, input (or feedback node) to output through PAL	2	7.5	2	10	ns
t _{PD_PLA}	Propagation delay time, input (or feedback node) to output through PAL & PLA	3	9.5	3	12.5	ns
t_{CO}	Clock to out (global synchronous clock from pin)	2	5.5	2	7	ns
t _{SU_PAL}	Setup time (from input or feedback node) through PAL	4		6		ns
t _{SU_PLA}	Setup time (from input or feedback node) through PAL + PLA	6		8.5		ns
t _H	Hold time		0		0	ns
t _{CH}	Clock High time	4		5		ns
t_{CL}	Clock Low time	4		5		ns
t _R	Input Rise time		20		20	ns
t _F	Input Fall time		20		20	ns
f _{MAX1}	Maximum FF toggle rate ² (1/t _{CH} + t _{CL})	125		100		MHz
f _{MAX2}	Maximum internal frequency ² (1/t _{SUPAL} + t _{CF})	125		87		MHz
f _{MAX3}	Maximum external frequency ² (1/t _{SUPAL} + t _{CO})	105		77		MHz
t _{BUF}	Output buffer delay time		1.5		1.5	ns
t _{PDF_PAL}	Input (or feedback node) to internal feedback node delay time through PAL		6		8.5	ns
t _{PDF_PLA}	Input (or feedback node) to internal feedback node delay time through PAL+PLA		8		11	ns
t _{CF}	Clock to internal feedback node delay time		4		5.5	ns
t _{INIT}	Delay from valid V _{CC} to valid reset		50		50	μs
t _{ER}	Input to output disable ^{2, 3}		10		12	ns
t_{EA}	Input to output valid ²		10		12	ns
t _{RP}	Input to register preset ²		10		12.5	ns
t _{RR}	Input to register reset ²		10		12.5	ns

Notes:

^{1.} Specifications measured with one output switching. See Figure 6 and Table 2 for derating.

^{2.} This parameter guaranteed by design and characterization, not by test.

^{3.} Output $C_L = 5 pF$.



DC Electrical Characteristics For Industrial Grade Devices

Industrial: $-40^{\circ}C \le T_{AMB} \le +85^{\circ}C$; $4.5V \le V_{CC} \le 5.5V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V_{IL}	Input voltage low	V _{CC} = 4.5V		0.8	V
V _{IH}	Input voltage high	V _{CC} = 5.5V	2.0		V
V _I	Input clamp voltage	$V_{CC} = 4.5V$, $I_{IN} = -18 \text{ mA}$		-1.2	V
V_{OL}	Output voltage low	V _{CC} = 4.5V, I _{OL} = 12 mA		0.5	V
V _{OH}	Output voltage high	V _{CC} = 4.5V, I _{OH} = -12 mA	2.4		V
I	Input leakage current	V _{IN} = 0 to V _{CC}	-10	10	μΑ
I _{OZ}	3-stated output leakage current	V _{IN} = 0 to V _{CC}	-10	10	μΑ
I _{CCQ} ¹	Standby current	$V_{CC} = 5.5V, T_{amb} = -405C$		100	μΑ
I _{CCD} 1, 2	Dynamic current	$V_{CC} = 5.5V$, $T_{AMB} = -40$ °C at 1 MHz		4	mA
		$V_{CC} = 5.5V$, $T_{AMB} = -40^{\circ}C$ at 50 MHz		70	mA
I _{OS}	Short circuit output current ³	One pin at a time for no longer than 1 second	-50	-230	mA
C _{IN}	Input pin capacitance ³	T _{AMB} = 25°C, f = 1 MHz		8	pF
C _{CLK}	Clock input capacitance ³	T _{AMB} = 25°C, f = 1 MHz	5	12	pF
C _{I/O}	I/O pin capacitance ³	T _{AMB} = 25°C, f = 1 MHz		10	pF

Note:

- 1. See Table 1 on page 6 for typical values.
 2. This parameter measured with a 16-bit, loadable up/down counter loaded into every logic block, with all outputs enabled and unloaded. Inputs are tied to V_{CC} or ground. This parameter guaranteed by design and characterization, not testing.
- 3. Typical values, not tested.



AC Electrical Characteristics¹ For Industrial Grade Devices

Industrial:- 40° C \leq T_{AMB} \leq + 85° C; 4.5V \leq V_{CC} \leq 5.5V

Symbol	Demonstra	1	0	12		
	Parameter	Min.	Max.	Min.	Max.	Unit
t _{PD PAL}	Propagation delay time, input (or feedback node) to output through PAL	2	10	2	12	ns
t _{PD_PLA}	Propagation delay time, input (or feedback node) to output through PAL + PLA		12.5	3	14.5	ns
t _{CO}	Clock to out (global synchronous clock from pin)	2	7	2	8	ns
t _{SU_PAL}	Setup time (from input or feedback node) through PAL	6		7		ns
t _{SU_PLA}	Setup time (from input or feedback node) through PAL + PLA	8.5		9.5		ns
t _H	Hold time		0		0	ns
t _{CH}	Clock High time	5		5		ns
t _{CL}	Clock Low time	5		5		ns
t _R	Input Rise time		20		20	ns
t _F	Input Fall time		20		20	ns
f _{MAX1}	Maximum FF toggle rate ² (1/t _{CH} + t _{CL})	100		100		MHz
f _{MAX2}	Maximum internal frequency ² (1/t _{SUPAL} + t _{CF})	87		74		MHz
f _{MAX3}	Maximum external frequency ² (1/t _{SUPAL} + t _{CO})	77		67		MHz
t _{BUF}	Output buffer delay time		1.5		1.5	ns
t _{PDF_PAL}	Input (or feedback node) to internal feedback node delay time through PAL		8.5		10.5	ns
t _{PDF_PLA}	Input (or feedback node) to internal feedback node delay time through PAL+PLA		11		13	ns
t _{CF}	Clock to internal feedback node delay time		5.5		6.5	ns
t _{INIT}	Delay from valid V _{CC} to valid reset		50		50	μs
t _{ER}	Input to output disable ^{2, 3}		12		13	ns
t _{EA}	Input to output valid ²		12		13	ns
t _{RP}	Input to register preset ²		12.5		13.5	ns
t _{RR}	Input to register reset ²		12.5		13.5	ns

Notes:

^{1.} Specifications measured with one output switching. See Figure 6 and Table 3 for derating.


^{2.} This parameter guaranteed by design and characterization, not by test.

^{3.} Output $C_L = 5 pF$.



Switching Characteristics

The test load circuit and load values for the AC Electrical Characteristics are illustrated below.



COMPONENT	VALUES
R1	470Ω
R2	250Ω
C1	35 pF

MEASUREMENT	S1	S2
t _{PZH}	Open	Closed
t _{PZL}	Closed	Open
t _P	Closed	Closed

Note: For tphz and tplz C = 5 pF.

SP00458A




Figure 6: t_{PD_PAL} vs. Outputs Switching

Voltage Waveform




Table 2: t_{PD_PAL} vs. Number of Outputs Switching (V_{CC} = 5.0V)

Number Of Outputs	1	2	4	8	12	16
Typical (ns)	6.8	6.9	7.0	7.5	7.7	7.9



Pin Function and Layout

Pin Functions XCR5064 - 68-pin and 44-pin PLCC and 44-pin VQFP

D: #	PL	CC	44-pin	D: #	PL	44-pin	
Pin #	68=pin	44-pin	VQFP	Pin#	68=pin	44-pin	VQFP
1	IN1	IN1	I/O-A8	35	V_{CC}	V_{CC}	I/O-D0
2	IN3	IN3	I/O-A11	36	I/O-C0/CK1	I/O-D12	GND
3	V _{CC}	V _{CC}	I/O-A12	37	I/O-C2	I/O-D11	IN0/CK0
4	I/O-A0/CK3	I/O-A0/CK3	GND	38	GND	I/O-D8	IN2-gtsn
5	I/O-A2	I/O-A2	I/O-A13	39	I/O-C3	I/O-D7	IN1
6	GND	I/O-A5	I/O-A15	40	I/O-C4	I/O-D2	IN3
7	I/O-A3	I/O-A8	I/O-B15	41	I/O-C5	I/O-D0	V _{CC}
8	I/O-A4	I/O-A11	I/O-B13	42	I/O-C7	GND	I/O-AD/CK3
9	I/O-A5	I/O-A12	V _{CC}	43	V _{CC}	IN0/CK0	I/O-A2
10	I/O-A7	GND	I/O-B10	44	I/O-C8	IN2-gtsn	I/O-A5
11	V _{CC}	I/O-A13	I/O-B8	45	I/O-C10	-	-
12	I/O-A8	I/O-A15	I/O-B4	46	I/O-C11	-	-
13	I/O-A10	I/O-B15	I/O-B3	47	I/O-C12	-	-
14	I/O-A11	I/O-B13	I/O-B2	48	GND	-	-
15	I/O-A12	V _{CC}	I/O-B0/CK2	49	I/O-C13	-	-
16	GND	I/O-B10	GND	50	I/O-C15	-	-
17	I/O-A13	I/O-B8	V _{CC}	51	I/O-D15	-	-
18	I/O-A15	I/O-B4	I/O-C0/CK1	52	I/O-D13	-	-
19	I/O-B15	I/O-B3	I/O-C2	53	V _{CC}	-	-
20	I/O-B13	I/O-B2	I/O-C3	54	I/O-D12	-	-
21	V _{CC}	I/O-B0/CK2	I/O-C4	55	I/O-D11	-	-
22	I/O-B12	GND	I/O-C7	56	I/O-D9	-	-
23	I/O-B11	V _{CC}	I/O-C8	57	I/O-D8	-	-
24	I/O-B10	I/O-C0/CK1	GND	58	GND	-	-
25	I/O-B8	I/O-C2	I/O-C13	59	I/O-D7	-	-
26	GND	I/O-C3	I/O-C15	60	I/O-D6	-	-
27	I/O-B7	I/O-C4	I/O-D15	61	I/O-D4	-	-
28	I/O-B5	I/O-C7	I/O-D13	62	I/O-D3	-	-
29	I/O-B4	I/O-C8	V _{CC}	63	V _{CC}	-	-
30	I/O-B3	GND	I/O-D12	64	I/O-D2	-	-
31	V _{CC}	I/O-C13	I/O-D11	65	I/O-D0	-	-
32	I/O-B2	I/O-C15	I/O-D8	66	GND	-	-
33	I/O-B0/CK2	I/O-D15	I/O-D7	67	IN0/CK0	-	-
34	GND	I/O-D13	I/O-D2	68	IN2-gtsn	-	




Pin Functions XCR5064 - 84-pin PLCC and 100-pin PQFP

Pin #	Func	tion	Pin #	Fun	ction	Pin#	Fur	nction
PIN#	PLCC	PQFP	PIN#	PLCC	PQFP	PIN#	PLCC	PQFP
1	IN1	NC	35	I/O-B5	I/O-B3	69	I/O-D10	I/O-D12
2	IN3	NC	36	I/O-B4	V _{CC}	70	I/O-D9	I/O-D11
3	V _{CC}	I/O-A6	37	I/O-B3	I/O-B2	71	I/O-D8	I/O-D10
4	I/O-A0/CK3	I/O-A7	38	V _{CC}	I/O-B1	72	GND	NC
5	I/O-A1	V _{CC}	39	I/O-B2	I/O-C0/CK2	73	I/O-D7	I/O-D9
6	I/O-A2	I/O-A8	40	I/O-B1	GND	74	I/O-D6	NC
7	GND	NC	41	I/O-B0/CK2	V _{CC}	75	I/O-D5	I/O-D8
8	I/O-A3	I/O-A9	42	GND	I/O-C0/CK1	76	I/O-D4	GND
9	I/O-A4	NC	43	V _{CC}	I/O-C1	77	I/O-D3	I/O-D7
10	I/O-A5	I/O-A10	44	I/O-C0/CK2	I/O-C2	78	V _{CC}	I/O-D6
11	I/O-A6	I/O-A11	45	I/O-C1	GND	79	I/O-D2	NC
12	I/O-A7	I/O-A12	46	I/O-C2	I/O-C3	80	I/O-D1	NC
13	V _{CC}	GND	47	GND	I/O-C4	81	I/O-D0	I/O-D5
14	I/O-A8	I/O-A13	48	I/O-C3	I/O-C5	82	GND	I/O-D4
15	I/O-A9	I/O-A14	49	I/O-C4	I/O-C6	83	IN0/CK0	I/O-D3
16	I/O-A10	I/O-A15	50	I/O-C5	I/O-C7	84	IN2-gtsn	V _{CC}
17	I/O-A11	I/O-B15	51	I/O-C6	NC	85	-	I/O-D2
18	I/O-A12	I/O-B14	52	I/O-C7	NC	86	-	I/O-D1
19	GND	I/O-B13	53	V _{CC}	V _{CC}	87	-	I/O-D0
20	I/O-A13	V _{CC}	54	I/O-C8	I/O-C8	88	-	GND
21	I/O-A14	I/O-B12	55	I/O-C9	NC	89	-	IN0/CK0
22	I/O-A15	I/O-B11	56	I/O-C10	I/O-C9	90	-	IN2-gtsn
23	I/O-B15	I/O-B10	57	I/O-C11	NC	91	-	IN1
24	I/O-B14	NC	58	I/O-C12	I/O-C10	92	-	IN3
25	I/O-B13	I/O-B9	59	GND	I/O-C11	93	-	V _{CC}
26	V _{CC}	NC	60	I/O-C13	I/O-C12	94	-	I/O-A0/CK3
27	I/O-B12	I/O-B8	61	I/O-C14	GND	95	-	I/O-A1
28	I/O-B11	GND	62	I/O-C15	I/O-C13	96	-	I/O-A2
29	I/O-B10	NC	63	I/O-D15	I/O-C14	97	-	GND
30	I/O-B9	NC	64	I/O-D14	I/O-C15	98	-	I/O-A3
31	I/O-B8	I/O-B7	65	I/O-D13	I/O-D15	99	-	I/O-A4
32	GND	I/O-B6	66	V _{CC}	I/O-D14	100	-	I/O-A5
33	I/O-B7	I/O-B5	67	I/O-D12	I/O-D13	-	-	-
34	I/O-B6	I/O-B4	68	I/O-D11	V _{CC}	-	-	-




XCR5064 - 44-pin PLCC




SP00452C

XCR5064 - 84-pin PLCC




XCR5064 - 100-pin PQFP


XCR5064 - 44-pin VQFP



SP00453C




XCR5064 - 68-pin PLCC



SP00454B



Ordering Information



Speed Options

-12: 12 ns pin-to-pin delay -10: 10 ns pin-to-pin delay -7: 7.5 ns pin-to-pin delay

Temperature Range

C = Commercial, $T_A = 0$ °C to +70°C I = Industrial, $T_A = -40$ °C to +85°C

Packaging Options

VQ44: 44-pin VQFP PC44: 44-pin PLCC PC68: 68-pin PLCC PC84: 84-pin PLCC PQ100: 100-pin PQFP

Component Availability

Pins		44		68	84	100
Туре		Plastic VQFP	Plastic PLCC	Plastic PLCC	Plastic PLCC	Plastic PQFP
Code		VQ44	PC44	PC68	PC84	PQ100
XCR5064	-12	I	I	I	I	I
	-10	C, I				
	-7	С	С	С	С	С

Revision History

Date	Version #	Revision
9/16/99	1.0	Initial Xilinx release.
2/10/00	1.1	Converted to Xilinx Format and updated.