

DS026 (v2.1) February 18, 2000

#### XC18V00 Series of In-System Programmable Configuration PROMs

**Preliminary Product Specification** 

#### **Features**

- In-system programmable 3.3V PROMs for configuration of Xilinx FPGAs
  - Endurance of 10,000 program/erase cycles
  - Program/erase over full commercial/industrial voltage and temperature range
- IEEE Std 1149.1 boundary-scan (JTAG) support
- Simple interface to the FPGA; could be configured to use only one user I/O pin
- Cascadable for storing longer or multiple bitstreams
- Dual configuration modes
  - Serial Slow/Fast configuration (up to 15 MHz).
  - Parallel
- Low-power advanced CMOS FLASH process
- 5V tolerant I/O pins accept 5V, 3.3V and 2.5V signals.
- 3.3V or 2.5V output capability
- Available in PC20, SO20, PC44 and VQ44 packages.
- Design support using the Xilinx Alliance and Foundation series software packages.
- JTAG command initiation of standard FPGA configuration.

#### **Description**

Xilinx introduces the XC18V00 series of in-system programmable configuration PROMs. Initial devices in this 3.3V family are a 4-megabit, a 2-megabit, a 1-megabit, a 512-Kbit, a 256-Kbit, and a 128-Kbit PROM that provide an easy-to-use, cost-effective method for re-programming and storing large Xilinx FPGA or CPLD configuration bit-streams.

When the FPGA is in Master Serial mode, it generates a configuration clock that drives the PROM. A short access time after the rising CCLK, data is available on the PROM DATA (D0) pin that is connected to the FPGA DIN pin. The FPGA generates the appropriate number of clock pulses to complete the configuration. When the FPGA is in Slave Serial mode, the PROM and the FPGA are clocked by an external clock.

When the FPGA is in Express or SelectMAP Mode, an external oscillator will generate the configuration clock that drives the PROM and the FPGA. After the rising CCLK edge, data are available on the PROM's DATA (D0-D7) pins. The data will be clocked into the FPGA on the following rising edge of the CCLK. Neither Express nor Select-MAP utilize a Length Count, so a free-running oscillator may be used. See Figure 6

Multiple devices can be concatenated by using the  $\overline{\text{CEO}}$  output to drive the  $\overline{\text{CE}}$  input of the following device. The clock inputs and the DATA outputs of all PROMs in this chain are interconnected. All devices are compatible and can be cascaded with other members of the family or with the XC1700L one-time programmable Serial PROM family.




Figure 1: XC18V00 Series Block Diagram



# **Pinout and Pin Description**

Table 1: Pin Names and Descriptions (pins not listed are "no connect")

Pin Name	Boundary Scan Order	Function	Pin Description	44-pin VQFP	44-pin PLCC	20-pin SOIC & PLCC
D0	4	DATA OUT	D0 is the DATA output pin to provide data for	40	2	1
	3	OUTPUT ENABLE	configuring an FPGA in serial mode.			
D1	6	DATA OUT	D0-D7 are the output pins to provide parallel	29	35	16
	5	OUTPUT ENABLE	data for configuring a Xilinx FPGA in Express/ SelectMap mode.			
D2	2	DATA OUT		42	4	2
	1	OUTPUT ENABLE				
D3	8	DATA OUT		27	33	15
	7	OUTPUT ENABLE				
D4	24	DATA OUT		9	15	7*
	23	OUTPUT ENABLE				
D5	10	DATA OUT		25	31	14
	9	OUTPUT ENABLE				
D6	17	DATA OUT		14	20	9
	16	OUTPUT ENABLE				
D7	14	DATA OUT		19	25	12
	13	OUTPUT ENABLE				
CLK	0	DATA IN	Each rising edge on the CLK input increments the internal address counter if both $\overline{\text{CE}}$ is Low and $\overline{\text{OE}/\text{RESET}}$ is High.	43	5	3
	20	DATA IN	When Low, this input holds the address			
OE/	19	DATA OUT	counter reset and the DATA output is at High impedance. This is a bidirectional open-drain	13	19	8
RESET	18	OUTPUT ENABLE	pin that is held Low while the PROM is reset. Polarity is NOT programmable.			
CE	15	DATA IN	When $\overline{\text{CE}}$ is High, this pin puts the device into standby mode and resets the address counter. The DATA output pin is at High impedance, and the device is in low power standby mode.	15	21	10
CF	22	DATA OUT	Allows JTAG CONFIG instruction to initiate	10	16	7*
	21	OUTPUT ENABLE	FPGA configuration without powering down FPGA. This is an open-drain output that is pulsed Low by the JTAG CONFIG command.			



Pin Name	Boundary Scan Order	Function	Pin Description	44-pin VQFP	44-pin PLCC	20-pin SOIC & PLCC
CEO	13	DATA OUT	Chip Enable Output (CEO) is connected to the	21	27	13
	14	OUTPUT ENABLE	CE input of the next PROM in the chain. This output is Low when CE is Low and OE/RESET input is High, AND the internal address counter has been incremented beyond its Terminal Count (TC) value. When OE/RESET goes Low, CEO stays High until the PROM is brought out of reset by bringing OE/RESET High.			
GND			GND is the ground connection.	6, 18, 28 & 41	3, 12, 24 & 34	11
TMS		MODE SELECT	The state of TMS on the rising edge of TCK determines the state transitions at the Test Access Port (TAP) controller. TMS has an internal 50K ohm resistive pull-up on it to provide a logic "1" to the device if the pin is not driven.	5	11	5
TCK		CLOCK	This pin is the JTAG test clock. It sequences the TAP controller and all the JTAG test and programming electronics.	7	13	6
TDI		DATA IN	This pin is the serial input to all JTAG instruction and data registers. TDI has an internal 50K ohm resistive pull-up on it to provide a logic "1" to the system if the pin is not driven.	3	9	4
TDO		DATA OUT	This pin is the serial output for all JTAG instruction and data registers. TDO has an internal 50K ohm resistive pull-up on it to provide a logic "1" to the system if the pin is not driven.	31	37	17
V <sub>CC</sub>			Positive 3.3V supply voltage for internal logic and input buffers.	17, 35 & 38	23, 41 & 44	18 & 20
V <sub>CCO</sub>			Positive 3.3V or 2.5V supply voltage connected to the output voltage drivers.	8, 16, 26 & 36	14, 22, 32 & 42	19

<sup>\*</sup>Pin 7 is  $\overline{\text{CF}}$  in Serial Mode, D4 in Express Mode for 20-pin packages.



# Xilinx FPGAs and Compatible PROMs

#### **Configuration Bits Device PROM** XC4003E 53,984 XC18V128 XC4005E 95,008 XC18V128 XC4006E XC18V128 119,840 XC4008E 147,552 XC18V256 XC4010E 178,144 XC18V256 XC4013E 247,968 XC18V256 XC4020E 329,312 XC18V512 XC4025E 422,176 XC18V512 XC4002XL 61,104 XC18V128 XC4005XL 151,960 XC18V256 XC4010XL 283,424 XC18V512 XC4013XL/XLA 393,632 XC18V512 XC4020XL/XLA 521,880 XC18V512 XC4028XL/XLA/EX 668,184 XC18V01 XC4036XL/XLA/EX 832,528 XC18V01 XC4044XL/XLA 1,014,928 XC18V01 XC4052XL/XLA XC18V02 1,215,368 XC4062XL/XLA 1,433,864 XC18V02 XC4085XL/XLA 1,924,992 XC18V02 XC40110XV XC18V04 2,686,136 XC40150XV 3,373,448 XC18V04 XC18V04 + XC40200XV 4,551,056 XC18V512 XC40250XV XC18V04 + 5,433,888 XC18V02 XCV50 559,200 XC18V01 XCV100 781,216 XC18V01 XCV150 1,040,096 XC18V01 XCV200 1,335,840 XC18V02 XCV300 1,751,808 XC18V02 XCV400 2,546,048 XC18V04 XCV600 3,607,968 XC18V04 XCV800 XC18V04 + 4,715,616 XC18V512 XCV1000 6,127,744 XC18V04 + XC18V02

# **Capacity**

Devices	Configuration Bits
XC18V04	4,194,304
XC18V02	2,097,152
XC18V01	1,048,576
XC18V512	524,288
XC18V256	262,144
XC18V128	131,072



#### **In-System Programming**

One or more in-system programmable PROMs can be daisy chained together and programmed in-system via the standard 4-pin JTAG protocol as shown in Figure 2. In-system programming offers quick and efficient design iterations and eliminates unnecessary package handling or socketing of devices. The Xilinx development system provides the programming data sequence using either Xilinx JTAG Programmer software and a download cable, a third-party JTAG development system, a JTAG-compatible board tester, or a simple microprocessor interface that emulates the JTAG instruction sequence. The JTAG Programmer software also outputs serial vector format (SVF) files for use with any tools that accept SVF format and with automatic test euipment.

All outputs are 3-stated or held at clamp levels during insystem programming.

#### **External Programming**

Xilinx reprogrammable PROMs can also be programmed by the Xilinx HW-130 device programmer. This provides the added flexibility of using pre-programmed devices in board design and boundary-scan manufacturing tools, with an insystem programmable option for future enhancements and design changes.

#### **Reliability and Endurance**

Xilinx in-system programmable products provide a guaranteed endurance level of 10,000 in-system program/erase cycles and a minimum data retention of ten years. Each device meets all functional, performance, and data retention specifications within this endurance limit.

#### **Design Security**

The Xilinx in-system programmable PROM devices incorporate advanced data security features to fully protect the programming data against unauthorized reading. Table 2 shows the security setting available.

The read security bit can be set by the user to prevent the internal programming pattern from being read or copied via JTAG. When set, it allows device erase. Erasing the entire device is the only way to reset the read security bit.

**Table 2: Data Security Options** 

Default = Reset	Set
Read Allowed	Read Inhibited via JTAG
Program/Erase Allowed	Erase Allowed




Figure 2: In-System Programming Operation (a) Solder Device to PCB and (b) Program Using Download Cable



## **IEEE 1149.1 Boundary-Scan (JTAG)**

The XC18V00 family is fully compliant with the IEEE Std. 1149.1 Boundary-Scan, also known as JTAG. A Test Access Port (TAP) and registers are provided to support all required boundary scan instructions, as well as many of the optional instructions specified by IEEE Std. 1149.1. In addition, the JTAG interface is used to implement in-system programming (ISP) to facilitate configuration, erasure, and verification operations on the XC18V00 device.

Table 3 lists the required and optional boundary-scan instructions supported in the XC18V00. Refer to the IEEE Std. 1149.1 specification for a complete description of boundary-scan architecture and the required and optional instructions.

**Table 3: Boundary Scan Instructions** 

Boundary- Scan Command	Binary Code (7:0)	Description	
Required Instru	uctions		
BYPASS	11111111	Enables BYPASS	
SAMPLE/ PRELOAD	0000001	Enables boundary-scan SAMPLE/PRELOAD operation	
EXTEST	0000000	Enables boundary-scan EXTEST operation	
Optional Instru	ıctions		
CLAMP	11111010	Enables boundary-scan CLAMP operation	
HIGHZ	11111100	3-states all outputs simultaneously	
IDCODE	11111110	Enables shifting out 32-bit IDCODE	
USERCODE	11111101	Enables shifting out 32-bit USERCODE	
XC18V00 Specific Instructions			
CONFIG	11101110	Initiates FPGA configuration by pulsing CF pin Low	

#### **Instruction Register**

The Instruction Register (IR) for the XC18V00 is eight bits wide and is connected between TDI and TDO during an instruction scan sequence. In preparation for an instruction scan sequence, the instruction register is parallel loaded with a fixed instruction capture pattern. This pattern is shifted out onto TDO (LSB first), while an instruction is shifted into the instruction register from TDI. The detailed composition of the instruction capture pattern is illustrated in Figure 3.

The ISP Status field, IR(4), contains logic "1" if the device is currently in ISP mode; otherwise, it will contain "0". The Security field, IR(3), will contain logic "1" if the device has been programmed with the security option turned on; otherwise, it will contain "0".

	IR(7:5)	IR(4)	IR(3)	IR(2)	IR(1:0)			
TDI->	000	ISP Status	Security	0	0 1	->TDO		
Note: IR(1:0) = 01 is specified by IEEE Std. 1149.1								

Figure 3: Instruction Register Values Loaded into IR as Part of an Instruction Scan Sequence

#### **Boundary Scan Register**

The boundary-scan register is used to control and observe the state of the device pins during the EXTEST, SAMPLE/PRELOAD, and CLAMP instructions. Each output pin on the XC18V00 has two register stages that contribute to the boundary-scan register, while each input pin only has one register stage.

For each output pin, the register stage nearest to TDI controls and observes the output state, and the second stage closest to TDO controls and observes the 3-state enable state of the pin.

For each input pin, the register stage controls and observes the input state of the pin.

#### **Identification Registers**

The IDCODE is a fixed, vendor-assigned value that is used to electrically identify the manufacturer and type of the device being addressed. The IDCODE register is 32-bits wide. The IDCODE register can be shifted out for examination by using the IDCODE instruction. The IDCODE is available to any other system component via JTAG.

The IDCODE register has the following binary format:

vvvv:ffff:ffff:aaaa:aaaa:cccc:cccc:ccc1

where

v = the die version number

f = the family code (50h for XC18V00 family)

a = the ISP PROM product ID (06h for the XC18V04)

c = the company code (49h for Xilinx)

**Note:** The LSB of the IDCODE register is always read as logic 1 as defined by IEEE Std. 1149.1

Table 4 lists the IDCODE register values for the XC18V00 devices.

Table 4: IDCODES Assigned to XC18V00 Devices

ISP-PROM	IDCODE
XC18V01	05004093h
XC18V04	05006093h

The USERCODE instruction gives access to a 32-bit user programmable scratch pad typically used to supply information about the device's programmed contents. By using the USERCODE instruction, a user-programmable identification code can be shifted out for examination. This code is loaded into the USERCODE register during programming of the XC18V00 device. If the device is blank or was not loaded during programming, the USERCODE register will contain FFFFFFFFh.

#### XC18V00 TAP Characteristics

The XC18V00 family performs both in-system programming and IEEE 1149.1 boundary-scan (JTAG) testing via a

single 4-wire Test Access Port (TAP). This simplifies system designs and allows standard Automatic Test Equipment to perform both functions. The AC characteristics of the XC18V00 TAP are described as follows.

#### **TAP Timing**

Figure 4 shows the timing relationships of the TAP signals. These TAP timing characteristics are identical for both boundary-scan and ISP operations.




Figure 4: Test Access Port Timing

#### **TAP AC Parameters**

Table 5 shows the timing parameters for the TAP waveforms shown in Figure 4

**Table 5: Test Access Port Timing Parameters** 

Symbol	Parameter	Min	Max	Units
T <sub>CKMIN1</sub>	TCK Minimum Clock Period	100	-	ns
T <sub>CKMIN2</sub>	TCK Minimum Clock Period, Bypass Mode	50	-	ns
T <sub>MSS</sub>	TMS Setup Time	10	-	ns
T <sub>MSH</sub>	TMS Hold Time	25	-	ns
T <sub>DIS</sub>	TDI Setup Time	10	-	ns
T <sub>DIH</sub>	TDI Hold Time	25	-	ns
T <sub>DOV</sub>	TDO Valid Delay	-	25	ns



## **Connecting Configuration PROMs**

Connecting the FPGA device with the configuration PROM (see Figure 6).

- The DATA output(s) of the of the PROM(s) drives the DIN input of the lead FPGA device.
- The Master FPGA CCLK output drives the CLK input(s) of the PROM(s).
- The CEO output of a PROM drives the CE input of the next PROM in a daisy chain (if any).
- The OE/RESET input of all PROMs is best driven by the INIT output of the lead FPGA device. This connection assures that the PROM address counter is reset before the start of any (re)configuration, even when a reconfiguration is initiated by a V<sub>CC</sub> glitch.
- The PROM CE input can be driven from the DONE pin.
   The CE input of the first (or only) PROM can be driven by the DONE output of the first FPGA device, provided that DONE is not permanently grounded. CE can also be permanently tied Low, but this keeps the DATA output active and causes an unnecessary supply current of 10 mA maximum.
- Express/SelectMap mode is similar to slave serial mode. The DATA is clocked out of the PROM one byte per CCLK instead of one bit per CCLK cycle. See FPGA data sheets for special configuration requirements.

#### **Initiating FPGA Configuration**

The XC18V00 devices incorporate a pin named  $\overline{\text{CF}}$  that is controllable through the JTAG CONFIG instruction. Executing the CONFIG instruction through JTAG pulses the  $\overline{\text{CF}}$  low for 300-500 ns, which resets the FPGA and initiates configuration.

The  $\overline{\text{CF}}$  pin must be connected to the  $\overline{\text{PROGRAM}}$  pin on the FPGA(s) to use this feature.

The JTAG Programmer software can also issue a JTAG CONFIG command to initiate FPGA configuration through the "Load FPGA" setting.

#### **Selecting Configuration Modes**

The XC18V00 accommodates serial and parallel methods of configuration. The configuration modes are selectable through a user control register in the XC18V00 device. This control register is accessible through JTAG, and is set using the "Parallel mode" setting on the Xilinx JTAG Programmer software. Master Serial is the default programming mode.

# FPGA Configuration Mode Summary

The I/O and logic functions of the Configurable Logic Block (CLB) and their associated interconnections are established by a configuration program. The program is loaded either automatically upon power up, or on command, depending on the state of the three FPGA mode pins. In Master Serial mode, the FPGA automatically loads the configuration program from an external memory. Xilinx PROMs are designed for compatibility with the Master Serial mode.

Upon power-up or reconfiguration, an FPGA enters the Master Serial mode whenever all three of the FPGA mode-select pins are Low (M0=0, M1=0, M2=0). Data is read from the PROM sequentially on a single data line. Synchronization is provided by the rising edge of the temporary signal CCLK, which is generated during configuration.

Master Serial Mode provides a simple configuration interface. Only a serial data line, a clock line, and two control lines are required to configure an FPGA. Data from the PROM is read sequentially, accessed via the internal address and bit counters which are incremented on every valid rising edge of CCLK. If the user-programmable, dual-function DIN pin on the FPGA is used only for configuration, it must still be held at a defined level during normal operation. The Xilinx FPGA families take care of this automatically with an on-chip pull-up resistor.

#### **Cascading Configuration PROMs**

For multiple FPGAs configured as a daisy-chain, or for FPGAs requiring larger configuration memories, cascaded PROMs provide additional memory (Figure 5). Multiple XC18V00 devices can be concatenated by using the  $\overline{\text{CEO}}$  output to drive the  $\overline{\text{CE}}$  input of the following device. The clock inputs and the data outputs of all XC18V00 devices in the chain are interconnected. After the last bit from the first PROM is read, the next clock signal to the PROM asserts its  $\overline{\text{CEO}}$  output Low and 3-states its DATA line. The second PROM recognizes the Low level on its  $\overline{\text{CE}}$  input and enables its DATA output. See Figure 6.

After configuration is complete, the address counters of all cascaded PROMs are reset if the PROM OE/RESET pin goes Low.






Figure 5: JTAG Chain for Configuring Devices in Master Serial Mode






Master Serial Mode (Low Resets the Address Pointer)



**Virtex Select MAP Mode** 



<sup>\*</sup>CS and WRITE must be pulled down to be used as I/O. One option is shown.

DS026\_05\_011200

Figure 6: (a) Master Serial Mode (b) Virtex Select MAP Mode (c) Spartan XL Express Mode (dotted lines indicates optional connection)

<sup>\*\*</sup>Virtex, Virtex-E is 300 ohms, all others are 4.7K.



#### **5V Tolerant I/Os**

The I/Os on each re-programmable PROM are fully 5V tolerant even through the core power supply is 3.3V. This allows 5V CMOS signals to connect directly to the PROM inputs without damage. In addition, the 3.3V  $V_{CC}$  power supply can be applied before or after 5V signals are applied to the I/Os. In mixed 5V/3.3V/2.5V systems, the user pins, the core power supply ( $V_{CC}$ ), and the output power supply ( $V_{CCO}$ ) may have power applied in any order. This makes the PROM devices immune to power supply sequencing issues.

#### **Reset Activation**

On power up, OE/RESET is held low until the XC18V00 is active (1 ms) and able to supply data after receiving a CCLK pulse from the FPGA. OE/RESET is connected to an external resistor to pull OE/RESET HIGH releasing the FPGA INIT and allowing configuration to begin. OE/RESET is held low until the XC18V00 voltage reaches the operat-

ing voltage range. If the power drops below 2.0V, the PROM will reset. OE/RESET polarity is NOT programmable.

#### **Standby Mode**

The PROM enters a low-power standby mode whenever  $\overline{\text{CE}}$  is asserted High. The output remains in a high impedance state regardless of the state of the OE input. JTAG pins TMS, TDI and TDO can be 3-state or High. The lower power standby modes available on some XC18V00 devices are set by the user in the programming software.

#### **Customer Control Pins**

The XC18V00 PROMs have various control bits accessible by the customer. These can be set after the array has been programmed using "Skip User Array" in Xilinx JTAG Programmer Software.

**Table 6: Truth Table for PROM Control Inputs** 

Control Inputs		Internal Address	Outputs			
OE/RESET	CE	internal Address	DATA	CEO	I <sub>CC</sub>	
High	Low	If address ≤ TC: increment If address > TC: don't change	Active 3-state	High Low	Active Reduced	
Low	Low	Held reset	3-state	High	Active	
High	High	Held reset	3-state	High	Standby	
Low	High	Held reset	3-state	High	Standby	

Note: TC = Terminal Count = highest address value. TC+1 = address 0.



## **Absolute Maximum Ratings**

Symbol	Description	Value	Units
V <sub>CC</sub>	Supply voltage relative to GND	-0.5 to +4.0	V
V <sub>IN</sub>	Input voltage with respect to GND	-0.5 to +5.5	V
V <sub>TS</sub>	Voltage applied to 3-state output	-0.5 to +5.5	V
T <sub>STG</sub>	Storage temperature (ambient)	-65 to +150	°C
T <sub>SOL</sub>	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
TJ	Junction Temperature	+150	°C

#### **Notes**

- 1: Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easier to achieve. During transitions, the device pins may undershoot to –2.0V or overshoot to +7.0V, provided this over- or undershoot lasts less then 10 ns and with the forcing current being limited to 200 mA.
- 2: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

#### **Recommended Operating Conditions**

Symbol		Parameter	Min	Max	Units
V <sub>CCINT</sub>	Commercial	Internal Voltage supply (T <sub>A</sub> = 0°C to +70°C)	3.0	3.6	V
	Industrial	Internal Voltage supply (T <sub>A</sub> = -40°C to +85°C)	3.0	3.6	V
V <sub>CCO</sub>	Supply voltage	for output drivers for 3.3V operation	3.0	3.6	V
	Supply voltage	for output drivers for 2.5V operation	2.3	2.7	V
V <sub>IL</sub>	Low-level input	Low-level input voltage		0.8	V
V <sub>IH</sub>	High-level input voltage		2.0	5.5	V
V <sub>O</sub>	Output voltage	Output voltage		V <sub>cco</sub>	V

# **Quality and Reliability Characteristics**

Symbol	Description	Min	Max	Units
t <sub>DR</sub>	Data Retention	10	-	Years
N <sub>PE</sub>	Program/Erase Cycles (Endurance)	10,000	-	Cycles
V <sub>ESD</sub>	Electrostatic Discharge (ESD)	2,000	-	Volts



# **DC Characteristics Over Operating Conditions**


Symbol	Parameter	Test Conditions	Min	Max	Units
V <sub>OH</sub>	High-level output voltage for 3.3V outputs	I <sub>OH</sub> = -4 mA	2.4		V
	High-level output voltage for 2.5V outputs	I <sub>OH</sub> = -500 μA	90% V <sub>CCO</sub>		V
V <sub>OL</sub>	Low-level output voltage for 3.3V outputs	I <sub>OL</sub> = 8 mA		0.4	V
	Low-level output voltage for 2.5V outputs	I <sub>OL</sub> = 500 μA		0.4	V
I <sub>CC</sub>	Supply current, active mode	25 MHz		25	mA
I <sub>CCS1</sub>	Supply current, standby mode 1 (default)			TBD	mA
I <sub>CCS2*</sub>	Supply current, standby mode 2			TBD	μΑ
I <sub>CCS3**</sub>	Supply current, standby mode 3			TBD	μΑ
I <sub>ILJ</sub>	JTAG pins TMS, TDI, and TDO	V <sub>CC</sub> = MAX V <sub>IN</sub> = GND	-100		μА
I <sub>IL</sub>	Input leakage current	$V_{CC} = Max$ $V_{IN} = GND \text{ or } V_{CC}$	-10	10	μА
I <sub>IH</sub>	Input and Output High-Z leakage current	$V_{CC} = Max$ $V_{IN} = GND \text{ or } V_{CC}$	-10	10	μА
C <sub>IN</sub> and C <sub>OUT</sub>	Input and Output Capacitance	V <sub>IN</sub> = GND f = 1.0 MHz		10	pF

<sup>\* 18</sup>V01/18V512/18V256/18V128 only, cascadable.

<sup>\*\*18</sup>V01/18V512/18V256/18V128 only, non-cascadable, no brown-out protection.



# **AC Characteristics Over Operating Conditions**




Symbol **Description** Min **Units** Max OE/RESET to Data Delay 10 TOE ns CE to Data Delay 20  $T_{CE}$ ns CLK to Data Delay 20  $T_{CAC}$ ns Data Hold From CE, OE/RESET, or CLK 0  $T_{OH}$ CE or OE/RESET to Data Float Delay(2)  $T_{DF}$ 20 ns **Clock Periods** 40  $T_{CYC}$ ns CLK Low Time<sup>(3)</sup>  $T_{LC}$ 10 ns CLK High Time(3)  $T_{HC}$ 10 CE Hold Time to CLK (to guarantee proper counting) 2 T<sub>HCE</sub> μs OE/RESET Hold Time (guarantees counters are reset) T<sub>HOE</sub> 25 ns

Notes: 1. AC test load = 50 pF

- 2. Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels.
- 3. Guaranteed by design, not tested.
- 4. All AC parameters are measured with  $V_{IL}$  = 0.0V and  $V_{IH}$  = 3.0V.
- 5. If  $T_{HCE}$  High < 2  $\mu$ s,  $T_{CE}$  = 2  $\mu$ s.



# **AC Characteristics Over Operating Condition When Cascading**



DS026\_07\_020300


Symbol	Description	Min	Max	Units
T <sub>CDF</sub>	CLK to Data Float Delay <sup>(2,3)</sup>		20	ns
T <sub>OCK</sub>	CLK to CEO Delay <sup>(3)</sup>		20	ns
T <sub>OCE</sub>	CE to CEO Delay <sup>(3)</sup>		20	ns
T <sub>OOE</sub>	OE/RESET to CEO Delay <sup>(3)</sup>		20	ns

Notes: 1. AC test load = 50 pF

- 2. Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels.
- 3. Characterized but not 100% tested.
- 4. All AC parameters are measured with  $V_{IL}$  = 0.0V and  $V_{IH}$  = 3.0V.




## **Ordering Information**




## **Valid Ordering Combinations**

XC18V04VQ44C	XC18V02VQ44C	XC18V01VQ44C	XC18V512VQ44C	XC18V256VQ44C	XC18V128VQ44C
XC18V04PC44C	XC18V02PC44C	XC18V01PC20C	XC18V512PC20C	XC18V256PC20C	XC18V128PC20C
		XC18V01SO20C	XC18V512SO20C	XC18V256SO20C	XC18V128SO20C
XC18V04VQ44I	XC18V02VQ44I	XC18V01VQ44I	XC18V512VQ44I	XC18V256VQ44I	XC18V128VQ4I
XC18V04PC44I	XC18V02PC44I	XC18V01PC20I	XC18V512PC20I	XC18V256PC20I	XC18V128PC20I
		XC18V01SO20I	XC18V512SO20I	XC18V256SO20I	XC18V128SO20I

#### **Marking Information**







# **Revision Control**

Date	Version	Revision
2/9/99	1.0	First publication of this early access specification
8/23/99	1.1	Edited text, changed marking, added $\overline{\text{CF}}$ and parallel load
9/1/99	1.2	Corrected JTAG order, Security and Endurance data.
9/16/99	1.3	Corrected SelectMAP diagram, control inputs, reset polarity. Added JTAG and $\overline{\text{CF}}$ description, 256 Kbit and 128 Kbit devices.
01/20/00	2.0	Added Q44 Package, changed XC18xx to XC18Vxx
02/18/00	2.1	Updated JTAG configuration, AC and DC characteristics