

#### ALLIANCE





# Model Technology (MTI) Information

#### **Device Architecture Support**

FPGA Product Family Spartan Virtex XC4000X

CPLD Product Family XC9500

#### About Model Technology

 VHDL, Verilog and Cosimulation of VHDL & Verilog

Full Language Support:

- VHDL IEEE-STD-1076 -'87, -'93
- Standard Logic IEEE-STD-1164
  VITAL IEEE-STD-1076.4 (VITAL)
- Verilog IEEE-STD-1364

#### **Recommended Settings**

For recommended settings, go to http://www.xilinx.com "Product"→"Software Solutions"

#### Xilinx Contacts and Technical Support

World Wide Web: http://www.xilinx.com North America 1-800-255-7778 hotline@xilinx.com United Kingdom 44 1932-820821 ukhelp@xilinx.com

France 33 1-3463-0100 frhelp@xilinx.com Japan 81 3-3297-9163 jhotline@xilinx.com

#### Model Technology Contacts and Technical Support

World Wide Web: http://www.model.com Telephone E-Ma 1-503-641-1340 supp

E-Mail support@model.com

#### 1

**Guide Overview** 

#### Invoke the tools

PC Start→Programs→Model Tech→ModelSim UNIX Separate programs vlib, vmap, vcom, vlog, vsim

# Create/map working library

GUI File  $\rightarrow$  Change Directory  $\rightarrow$  {path to design directory} Library  $\rightarrow$  Create a New Library  $\rightarrow$  A new library and a logical mapping to it  $\rightarrow$  {work} {relative path to work}

Command cd {path to design directory} vlib work vmap work ./work

### Map to technology libraries

- GUI Library→Create a New Library→a map to an existing library: {Unisim or xc4000xl\*or Simprim} \*Verilog Unisim: Use specific technology name {path to library}
- Command vmap {library name} {path to compiled library}

# **Compile input files**

- GUI Compile  $\rightarrow$  Library: {work} Filename: {name of file}  $\rightarrow$  Compile  $\rightarrow$  Done
- Command vcom -work work {file} vlog -work work {file}

### Simulate

GUI VSIM→Design Simulator Resolution: ns Library: work Simulate: {select testbench} File  $\rightarrow$  Load Design  $\rightarrow$  Library: {Select library name} Simulate: {Select testbench} **SDF:** {Select SDF dile} → Add Load View  $\rightarrow$  all Signals  $\rightarrow$  {Select signals}  $\rightarrow$  View wave  $\rightarrow$ Selected signals Run vsim -t ns-lib\* work -sdftyp /UUT\*= Command {SDF file} {testbench} \*-L for Verilog \*Substitute top-level design instance

\*Substitute top-level design instance name within testbench

**VSIM** $\rightarrow$ **run** {*length of testbench in ns*}