Answers Database FPGA Configuration: Express Mode Bitstream loaded to the same pins as Peripheral Download. Record #885 Product Family: Hardware Product Line: 5200 Product Part: 5200 Problem Title: FPGA Configuration: Express Mode Bitstream loaded to the same pins as Peripheral Download. Problem Description: Urgency: Standard General Description: How are the Bytes loaded to the Data pins for Express Mode? Solution 1: The Express Mode is supported by the XC5200, XC4000XLA and SpartanXL only. The Express configuration mode downloads data at a frequency of a byte per configuration clock. The order this byte is downloaded is the same as it would be downloaded in Peripheral Configuration Mode. The MSB of the Bit File goes to D0 and the LSB of each of the bit file goes to D7. For Example: The First two bytes of data in the 5200 bit file are: The Fill Byte: 11111111 The Preamble: 11110010 Therefore the first byte of data would be: D0=1 , D1=1, D2=1, D3=1, D4=1, D5=1, D6=1, D7=1 And the second byte of data would be: D0=1 , D1=1, D2=1, D3=1, D4=0, D5=0, D6=1, D7=0 End of Record #885 - Last Modified: 11/17/98 10:47

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!