Answers Database


JTAG - Is the routing used by the XC4000/XC5200 TAP pins visible in XDE, EPIC, or FPGA Editor?


Record #1219

Problem Title:
JTAG - Is the routing used by the XC4000/XC5200 TAP pins visible in XDE, EPIC, or FPGA Editor?



Problem Description:
Urgency: Standard

General Description:

Is the routing used for the TAP pins visible in XDE, EPIC, or FPGA Editor?


Solution 1:

When the TDI, TMS, TCK and TDO pins are used for Boundary Scan
in the XC4000 and XC5200 families, the routing is not visible
in either XDE, EPIC or FPGA Editor. There is no way of routing
these pins via these editors.




End of Record #1219 - Last Modified: 01/10/00 22:00

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!