Answers Database
CPLD XC9500: Minimum reset signal pulse widthRecord #1707
Product Family: Hardware SPEED GRADE tPD (or approximation for RESET pulse width) -------------------------------------------------------------- -5 5.0ns -6 6.0ns -7 7.5ns -10 10.0ns -15 15.0ns -20 20.0ns End of Record #1707 - Last Modified: 01/20/00 14:01 |
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips! |