Answers Database


CPLD XC9500: Minimum reset signal pulse width


Record #1707

Product Family: Hardware

Product Line: 9500

Product Part: 9500

Problem Title:
CPLD XC9500: Minimum reset signal pulse width


Problem Description:
Urgency : Standard

General Description:
What is the minimum reset pulse width for 9500 parts?


Solution 1:

Currently we do not spec the XC9500 RESET pulse width.

To gain an approximation of this value, use the tPD spec.
This spec for 'I/O to Output Valid', is listed in the XC9500
data sheets for all of the various speed grades, and also
shown below:

SPEED
GRADE	     tPD (or approximation for RESET pulse width)
--------------------------------------------------------------
   -5		5.0ns
   -6		6.0ns
   -7		7.5ns
   -10		10.0ns
   -15		15.0ns
   -20		20.0ns




End of Record #1707 - Last Modified: 01/20/00 14:01

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!