Answers Database


M1.xi: TRCE: IOB register to PAD paths (and vice-versa) are not reported or controlled


Record #1867

Product Family: Software

Product Line: FPGA Implementation

Product Part: trce

Product Version: 1.4

Problem Title:
M1.xi: TRCE: IOB register to PAD paths (and vice-versa) are not reported or controlled


Problem Description:
Urgency: Standard

General Description: TRACE does not report timing-related data associated with PADS and FLIP FLOPS when the flip flop is contained (implemented) in an IOB component. This occurs for both for explicit instantiations of IFFs and OFFs and for flip flops packed into an IOB during the mapping process (controllable with the -pr switch).


Solution 1:

Workaround: The timing between the PAD and FF is fixed (and
known) for each device, but is not reported by TRCE. There is no known
workaround for having TRCE report these numbers, but the numbers reported in
the Data Book Guaranteed Input and Output Parameters are considered valid.




End of Record #1867 - Last Modified: 06/28/99 13:57

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!