Answers Database CONCEPT2XIL: "Unknown child port decl" / "Architecture not found errors" Record #2042 Product Family: Software Product Line: Cadence Product Part: concept2xil Product Version: 2.16 Problem Title: CONCEPT2XIL: "Unknown child port decl" / "Architecture not found errors" Problem Description: Urgency: standard General Description: CONCEPT2XIL issues the message: Expanding design hierarchy ... Unknown child port decl: o Occurrence andblox_0 -> top_lib.X_AND2.hdl: Error! Architecture not found in your design library. OR Expanding design hierarchy ... Occurrence AND1BINLD0 -> topcounter_lib.X_AND2.hdl: Error! Architecture not found in your design library Solution 1: The 2 messages are generated if you are executing CONCEPT2XIL on a design that contains a LogiBLOX module or other non-schematic blocks for which you have generated a symbol using GENVIEW. The "Error! Architecture not found in your design library" message is seen if the verilog.v file corresponding to the non-schematic block is missing the following parameter definition in the module declaration:     parameter cds_action = "ignore"; The solution is to add the cds_action="ignore" parameter to the offending non-schematic block verilog.v file. The verilog.v file is usually located in the logic view (subdirectory) for the block. The parameter needs to be declared somewhere at the beginning of the Verilog module declaration for the block. Its function is to signal to the CONCEPT2XIL netlister that it should not try to find another level of hierarchy under the non-schematic block containing this parameter. The "Unknown child port decl: o " is seen when the verilog.v file has upper-case port names. Make sure to convert the module and port names to lower case letters End of Record #2042 - Last Modified: 06/15/99 21:12

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!