Answers Database


M1.4 CPLD - Fitter report & timing simulation (F1.4) gives incorrect equations.


Record #3803

Product Family: Software

Product Line: CPLD Implementation

Product Part: CPLD

Product Version: 1.4

Problem Title:
M1.4 CPLD - Fitter report & timing simulation (F1.4) gives incorrect equations.


Problem Description:

1. Customer design is a top-level ABEL file for F1.4 (XC9572-7PC84). Timing simulation & fitter repo rt give wrong results. Functional simualtion works correctly. In the ABEL code, the equation & signa ls of concern is "ACK=ACKWR # (NB_RD_ACK)(RDCEN)"
In the fitter report under the equations section, ACK has a completely different equation.
2. In the ABEL code, ACKN=!ACK (sounds simple enough). But in the fitter report, ACKN=ACKN_BUFR


Solution 1:

This problem is fixed in the latest M1.4 CPLD Tools Update
available on the Xilinx Download Area:

ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/cpld_sol10_m14.tar.ZInternet Link
ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/cpld_sun10_m14.tar.ZInternet Link
ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/cpld_hp10_m14.tar.ZInternet Link
ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/cpld_nt10_m14.zipInternet Link

These update files also include the changes from previous cpld updates.

All zip files are created using WinZip. To obtain this utility,
access WinZip's web site at http://www.winzip.comInternet Link




End of Record #3803 - Last Modified: 08/26/98 17:00

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!