Answers Database CONCEPT: How to place a TIG property on a net in your schematic? Record #3820 Product Family: Software Product Line: Cadence Product Part: concept Problem Title: CONCEPT: How to place a TIG property on a net in your schematic? Problem Description: Urgency: Standard General Description: How to place a TIG (Timing Ignore) property on a Cadence Concept schematic net in order to allow the Xilinx Alliance tools to ignore this path for timing driven placement and routing? Solution 1: A TIG property can be specified to either ignore a single timing constraint or to ignore all timing constraints. To ignore a single timing constraint, place the following property on the desired net: TIG=TS01 In this case, the Timespec TS01 is specified as the timespec to be ignored but this can be replaced with the timespec name which is wished to be ignored. To ignore all timing constraints on a net, place the following property on the desired net (including the quotes): TIG="" A null or empty string is used to ignore all timing constraints and since a value is required for a property within Concept this is repesented by the empty quotes. End of Record #3820 - Last Modified: 12/22/99 12:09

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!