Answers Database


BitGen M1.5: Startup Clock can be specified by options or read from design


Record #4681

Product Family: Software

Product Line: FPGA Implementation

Product Part: bitgen

Product Version: 1.5

Problem Title:
BitGen M1.5: Startup Clock can be specified by options or read from design


Problem Description:
Urgency: HOT

General Description: There has been a change in behavior for
BITGEN beginning with the M1.5 release.


Solution 1:

With previous versions of M1, the startup clock could only be
specified by command line options '-g StartupClk:CCLK' to
specify the configuration clock or '-g StartupClk:UCLK' to
specify the use of a user supplied clock.

However, with the 1.5 release BITGEN analyzes the design to
see if any nets are connected to the CLK pin of the STARTUP
block and if so will automatically default to User Clock for
the startup cycle.




End of Record #4681 - Last Modified: 11/10/98 11:11

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!