Answers Database


M1.5: TAENGINE caused invalid page fault


Record #4826

Product Family: Software

Product Line: FPGA Implementation

Product Part: Timing Analyzer

Product Version: 1.5

Problem Title:
M1.5: TAENGINE caused invalid page fault


Problem Description:
Urgency: Standard

General Description:
When the Post Layout Timing Report is Set to Summary, the following happens:
   TAENGINE caused an invalid page fault in module TAENGINE.EXE at 0157:004180c0.


Solution 1:

The current workaround for this error is to run a detailed report.

This is fixed in M1.5i and through the Service Packs.




End of Record #4826 - Last Modified: 05/19/99 13:55

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!