Answers Database


1.5i Virtex Map - RLOCs cannot be applied to SRL16s


Record #5861

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.5i

Problem Title:

1.5i Virtex Map - RLOCs cannot be applied to SRL16s


Problem Description:
Urgency: Standard

General Description:
RLOC or LOCing SR16 with other logic, such as flops into the same
slice is not supported in the 1.5i release.



Solution 1:

In the 2.1i release, the mapper will support this feature. The 1.5i
workaround is to use a hard macro.




End of Record #5861 - Last Modified: 04/13/99 10:34

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!