Answers Database


2.1i Virtex PAR - Virtex design is taking too long to route PWR/GND signals.


Record #6739

Product Family: Software

Product Line: FPGA Implementation

Product Part: par

Product Version: 2.1i

Problem Title:

2.1i Virtex PAR - Virtex design is taking too long to route PWR/GND signals.


Problem Description:
A routing problem in Virtex devices has been seen where PAR can take a very
long time to route the VCC/GND nets. The PWR/GND routing can take hours.


Solution 1:

This problem is fixed in the latest 2.1i Service Pack available at:
http://support.xilinx.com/support/techsup/sw_updates/



Solution 2:

A tactical patch for use with 2.1i (pre-service pack) is now available:

PC: ftp://ftp.xilinx.com/pub/swhelp/M2.1i_updates/21i_par_pc_6739.zipInternet Link
Solaris: ftp://ftp.xilinx.com/pub/swhelp/M2.1i_updates/21i_par_sol_6739.tar.gzInternet Link

CAUTION: This Tactical Update is intended as a fast response for this
customer issue only. The risk inherent in this fast response is that there
is not enough time or resources available for the full regression testing
that is done for the Service Pack Updates and there is a higher risk of
introducing new problems. It is recommended that customers always install
the latest Service Pack Update, but only install Tactical Updates when needed
to resolve specific issues. This Tactical Update may not be compatible with
other Tactical Updates made available by Xilinx.

NOTE: This Tactical Update is only compatible with a 2.1i (pre-service pack)
system. It corrects the following issue:

     Virtex PAR takes too long to route large PWR/GND signals
   on the order of thousands of connections.

To install on Solaris work station:
cd $XILINX
gzip -d 21i_par_soln_6739.tar.gz
tar xvf 21i_par_soln_6739.tar

To install on PC, unzip the update file in the 2.1i install area while maintaining directory structure.

Note: There is a separate Virtex PAR issue involving slow PWR/GND routing
performance on low utilization designs. The problem is	related to the
high number of potential PWR/GND sources. This problem is not addressed
by this patch, but will be fixed in the service pack.




End of Record #6739 - Last Modified: 10/18/99 10:20

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!