Answers Database


Foundation 2.1i: Simulator: Timing Simulation of Virtex DLL (CLKDV_DIVIDE )


Record #6966

Product Family: Software

Product Line: Aldec

Product Part: Foundation Logic Simulator

Product Version: 2.1

Problem Title:
Foundation 2.1i: Simulator: Timing Simulation of Virtex DLL (CLKDV_DIVIDE )


Problem Description:
Urgency: Standard

General Description: The CLKDV_DIVIDE value is not applied during
Timing Simulation. The attribute is applied to the physical design,
however it is ignored during timing simulation.


Solution 1:

To work around this issue drive the CLKDV output pin with the correct
frequency signal.




End of Record #6966 - Last Modified: 08/10/99 10:30

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!