Features

- Supports RAM, ROM and Write Only functions
- Supports data widths from 1 to 512 bits
- Supports memory depths from 16 to 1M words
- Allows power-on memory content to be defined
- Two access ports permit simultaneous read/write operations to separate locations
- Simultaneous read operations to the same location are permitted
- Independently configurable port data widths
- Fully synchronous
- Drop-in modules for the Virtex™ family
- Available in Xilinx CORE Generator™ System

Functional Description

Although this module can be configured with a wide range of options, all options provide a functional subset of the Dual Port Block RAM, as represented by the symbol in Figure 1. Therefore the functional description of this module details the operation of this most general case.

The Dual Port Block RAM has two independent access ports that permit shared access to a central pool of memory. The data width and memory depth of each access port can be independently configured providing straightforward dual-port memory functionality, or optional data-formatting capability.

Both ports are functionally identical, with each port providing read and write access. Simultaneous reads from the same memory location may occur, but all other simultaneous, same-location operations should be avoided. Simultaneously reading-from and writing-to the same location results in the correct data being written into the memory, but invalid data being presented at the reading port.

Access port A takes an N-bit data value and an M-bit address and access port B takes a Q-bit data value and a P-bit address. When both access ports are disabled (ENA and ENB inactive) the memory contents and output ports (DOA and DOB) remain unaltered. When an access port is enabled (ENA or ENB asserted) all memory operations occur on the active edge of the respective port's clock input (CLKA or CLKB). During a write operation (WEA or WEB asserted) the data presented at the relevant port's data input (DIA or DIB) is stored in memory at the location selected by the relevant port's address input (ADDRA or ADDRB). If an access port is not in reset mode (RSTA or RSTB asserted) the data value(s) being written will also appear at the respective port's data output. During a read operation (WEA and RSTA or WEB and RSTB inactive) the contents at the addressed location(s) will appear at the port's data output(s). While in reset mode (RSTA or RSTB


Figure 1: Parameterization Window

asserted) the port's data output(s) are held LOW, although memory write operations may still take place. (Asserting RSTA or RSTB has no effect on memory contents.)

The Initial contents of the memory (i.e. the data stored in the memory immediately after device configuration) may also be specified.


x9022

Figure 2: Core Schematic Symbol

Pinout

Port names for the core module are shown in Figure 2 and described in Table 1. The inclusion of some ports on the module is optional; exclusion of these ports will alter the function of the module (e.g. by excluding the DIA and WEA and the DIB and WEB ports the Dual Port Block RAM becomes a Dual Port Block ROM). The optional ports are marked in Table 1.

CORE Generator Parameters

The CORE Generator parameterization window for this macro is shown in Figure 1. The Parameters tab of this window is divided into a number of sections. The interactive section of the window contains parameters that the user can define. These are as follows:

• **Component Name:** Enter a name for the output files generated for this module.

Table 1: Core Signal Pinout

Signal	Signal Direction	Description
ADDRA[m:0]	Input	PORT A RAM ADDRESS - the memory location to which data will be written or from which data will be read via port A
DIA[n:0] (Optional)	Input	PORT A DATA INPUT - data to be written into memory via port A
DIB[q:0] (Optional)	Input	PORT B DATA INPUT - data to be written into memory via port B
ADDRB[p:0]	Input	PORT B RAM ADDRESS - the memory location to which data will be written or from which data will be read via port B
WE[A|B] (Optional)	Input	PORT A|B WRITE ENABLE - active High signal used to allow transfer of data into memory via port A or port B
EN[A|B] (Optional)	Input	PORT A|B ENABLE - active High signal used to allow read/write or reset mode operations to take place within the memory via port A or port B.
RST[A|B] (Optional)	Input	PORT A|B RESET - active High signal used to force the module's outputs LOW. Does not affect memory contents.
CLK[A|B]	Input	PORT A|B CLOCK - when Block RAM is enabled, control and data inputs are registered, and new output data formed on the rising clock edge

Table 1: Core Signal Pinout (Cont.)

DOA[n:0] (Optional)	Output	PORT A DATA OUTPUT - when access port A is enabled (ENA=1) this port reflects the data stored at the location selected by the ADDRA address. Low when RSTA is asserted. When access port A is disabled, maintains the previous value. Low when RSTA is asserted.
DOB[q:0] (Optional)	Output	PORT B DATA OUTPUT - when access port B is enabled (ENB=1) this port reflects the data stored at the location selected by the ADDRB address. Low when RSTB is asserted. When access port B is disabled, maintains the previous value.

- **Depth A:** Select the number of words in the memory. Values should be 16, 32, 64, 128 or multiples of 256. Invalid entries will be set to the nearest value greater in depth. The absolute maximum number of words is 1048576 (or 1M), but useful cores should not exceed the number of Block RAM primitives available in the required device. (1M words would require more Block RAM primitives than are available in any current device.)
- **Data Width A:** Select the bit width. Values must be greater than 1. There is no upper limit but useful cores should not exceed the number of Block RAM primitives available in the required device.
- **Depth B:** When a Depth and Data Width have been entered for Port A, all the possible entries for the Depth of Port B will be presented in this field. Select the number of words in the memory from the pull down menu. This is constrained to factors of the Port A depth which are an integer power of 2. Selections in this field will influence the selected value in the Port B data width field.
- **Data Width B:** When the Depth and Data Width have been entered for Port A, all the possible entries for the Data Width of Port B will be presented in this field. Select the bit width from the pull down menu. Selections in this field will influence the selected value in the Port B

depth field.
- **Port A Pins…:** Press the button to display the Port A Pins dialog box on the screen.
- **Port B Pins…:** Press the button to display the Port B Pins dialog box on the screen.
- **Initial Contents…:** Press the button to display the Initial Contents dialog box on the screen.

The Port A|B Pins dialog box is shown in Figure 3 (substitute either "A" or "B" for the "X" suffixes in the figure labels). The box contains parameter fields that the user can define, relating to the optional pins and the control pin polarity. These fields are as follows:

- **Write Port:** Check the box to include the DI[A|B] and WE[A|B] ports on the module; uncheck the box to remove them.
- **Read Port:** Check the box to include the DO[A|B] port on the module; uncheck the box to remove it.
- **Enable:** Check the box to include the EN[A|B] port on the module; uncheck the box to remove it.
- **Output Reset:** Check the box to include the RST[A|B] port on the module; uncheck the box to remove it.
- **WE[A|B] Active:** Choose between an active High and active Low WE[A|B] port. This choice will only be available if the Write Port box is checked.
- **Clock [A|B] On:** Choose whether the CLK[A|B] port is active on the rising edge or falling edge.
- **EN[A|B] Active:** Choose between an active High and active Low EN[A|B] port. This choice will only be available if the Enable box is checked.
- **RST[A|B] Active:** Choose between an active High and active Low RST[A|B] port. This choice will only be available if the Output Reset box is checked.
- **Close:** Press the button to close the dialog box and return to the parameterization window.

The Initial Contents dialog box is shown in Figure 4. The box contains parameter fields that the user can define, relating to the data stored in the memory directly after device configuration. These fields are as follows

- **MIF Filename:** Enter the name of a file to which the memories initial contents will be read from or to which they will be written. This defaults to the modules component name. If no extension is given this will default to .mif.
- **Read MIF:** Check this box if the named MIF file exists and the initial memory contents are to be read from this file.
- **Default Data:** Enter the initial value to be stored in any memory location not specified by another means. When no value is entered this field defaults to 0. Values may be entered in Binary, Decimal or Hex, as defined by the Radix entry.
- **Radix:** Choose the radix of the Default Data value. Valid entries are 2,10 and 16. If the memories initial contents have been defined by an entry in a coefficient file (.coe – see below) the radix will become fixed.

- **Write MIF:** Check this box if the initial contents of the memory are to be written to the named MIF file. In most cases this parameter will be unused; the file will be written by default where necessary.
- **Close:** Press the button to close the dialog box and return to the parameterization window.

For further information regarding the memories initial contents refer to the *Specifying Memory Contents* section.

The .coe file section of the window allows the user to load parameter values from a coefficient file, including initial and default memory contents. The .coe file section fields are:

- **Load Init Values:** Specifies the file that contains the parameter values for the memory.
- Show Invalid Values: Display any initial content values that are invalid given the chosen parameters, once they have been loaded.
- **.coe file:** Displays the name of the coefficient file. This field is read only.

The report section of the window provides feedback about a memory with the parameter values as set by the user. These fields are:

- **Address Width A:** Shows the number of bits needed to address all of the words in the memory, through Port A.
- **Address Width B:** Shows the number of bits needed to address all the words in the memory, through Port B.
- **Blocks*:** Shows the number of Block RAM primitives required to implement the specified Depth and Data width.
- **Slices:** For some memory depths address decoding and output multiplexing external to the Block RAM primitives is required. This field shows an estimate of the number of Virtex™ slices used for the extra logic.
- **Bits Unused:** For some memory depths and data widths the Block RAM primitives (needed to construct the user's specified memory) may not be 100% utilized. This field shows the number of Block RAM bits which are unused.
- **Initial Contents:** Shows how the initial contents of the memory are specified either: To be read from (MIF) file, Loaded from coe file or Set to (default value).

Finally the Symbol section of the window, provides symbolic feedback of the user's parameter settings. The user's Depth and Data width settings are reflected on the addr[a|b], di[a|b] and do[a|b] bus widths. Active Low control signals will be illustrated with a circle on the pin. Other annotations on the symbol and their meanings are shown in Figure 5.

*Note: Ensure that the target device has sufficient Block RAM primitives to accommodate the specified memory, including any primitives used elsewhere in the application. (Each primitive is equivalent to 4096 bits of storage. Table 2 shows how many primitives are available in each device.)

Dissimilar Port Dimensions

The dimensions (depth and width) of access port A and access port B do not have to be the same. While the depth of both port A and port B must be a multiple of 256, the depth of port B may be equal-to or less than the port A depth as long as

$$\text{Depth}_{\text{port B}} = \text{Depth}_{\text{port A}} / 2^n$$
$$\text{Where } n = 0,1,2,3,4$$

In the case where the depth of both ports is identical, the data width of both ports will also be identical. However, when the depth of port B is set to a value that is less than the depth of port A, the data width of port B will be proportionately greater than that of port A. For example, choosing a depth of port B that is a quarter the depth of port A will result in a data width for port B that is four times that of port A.

Since each port is accessing the same quantity of memory, data words formatted appropriately for port B will be equivalent to one or more data words formatted for port A. The example shown in Figure 6 illustrates a Block RAM configured with access port A describing a 1024 word by 16 bit


Figure 3: Pins Dialog Box

Figure 4: Initial Contents Dialog Box

memory, and access port B describing a 256 word by 64 bit memory. A single memory access on port B is equivalent to four accesses made to port A.

Specifying Memory Contents

The initial contents of the memory can be assigned by specifying the desired information in a text file known as a memory initialization file (MIF). MIF files may take any root file name and extension, although the extension will normally be ".mif".

The MIF file consists of one line per memory location, starting from 0 and running consecutively. The file must not contain more lines than there are memory locations, but may contain fewer. In the latter case all other locations will be initialized to the default value. Each individual line must contain the value for that location in binary format, with exactly one binary digit per bit in the memory's width.

To specify a MIF file to use as the initial memory contents press the "Initial Contents…" button, enter the file's name in the MIF Filename field and then check the Read MIF box. At this point the default data value and radix can be entered in their respective fields, if required. The MIF file will be read during core generation.

The initial contents of the memory can also be assigned by specifying the desired information in a further text file – known as a COE file. In addition to the initial memory contents, all the parameters visible on the parameterization window may be assigned values in the COE file. COE files may take any root file name but must end with the extension ".coe".

To select and load a COE file, press the "Load Init Values…" button on the parameterization window and choose the desired file from the dialog-box. Any field on the parameterization window that is assigned a value in the COE file

Decode and Mux required   Full width not utilized   Full depth not utilized

Figure 5: Symbol Annotations and Their Meaning

will lose its previous value when the COE file is loaded. Changing a parameter value that was previously loaded from a COE file causes the COE file's name to be highlighted in red, indicating that the settings have changed since the file was loaded. If any of the initialization values are inconsistent with the other parameters specified, an error is issued. The inconsistent data can then be reviewed by pressing the "Show Invalid Values…" button, which will now be highlighted in red.

For a detailed description of the COE file syntax, please refer to the Xilinx CORE Generator User Guide. The COE keywords supported by the Single Port Block Memory module are shown in the Parameter File Information table at the end of this data sheet. An example COE file is shown below in Figure 7.

When specifying the initial contents for a memory in a COE file the keywords **DEFAULT_DATA**, **MEMORY_INITIALIZATION_VECTOR**, **RADIX** and **READ_MIF** may be used. The **DEFAULT_DATA** keyword allows a value to be assigned to all memory locations with a single statement. If not set, the **DEFAULT_DATA** value is 0. (In general, data values that require fewer than **DATA_WIDTH** bits to express will be padded with "0"s at their most significant end. In the example below the **DEFAULT_DATA** value "FF" is assumed to be "00FF".) The **DEFAULT_DATA** value is overridden by the **MEMORY_INITIALIZATION_VECTOR** but only for the memory locations covered by the vector.

The **MEMORY_INITIALIZATION_VECTOR** takes the form of a sequence of comma separated values, one value per memory location, terminated by a semi-colon. Any amount of white space, including new lines, can be included in the vector to enhance readability. The format of an individual value in the vector will depend on the **RADIX** value, which can be "2", "10" or "16", (the default value is 16). The vector values must be consistent with the **RADIX** value and must fall within the range of 0 to $2^{DATA\_WIDTH}-1$. Values must not be negative. Additionally, the initial values for the memory can be read from a memory initialization file (.mif) by setting the **READ_MIF** parameter. When **READ_MIF** is true the **MEMORY_INITIALIZATION_VECTOR** values are over written with values from the .mif file. This allows the initial memory contents to be developed in conjunction with the HDL behavioral models and then used when generating the final module. The name of the .mif file can be specified with the **MIF_FILENAME** parameter. This name used for reading and generation, defaults to the **COMPONENT_NAME** parameter.

HDL Simulation

The behavioral models (VHDL and Verilog) for the memory components initialize their contents by reading a memory initialization file (MIF). This file (specified by the **MIF_FILENAME** parameter) is written into the project directory when the module is generated. Both the Verilog

Figure 6: Relationship Between Dissimilar Access Port Dimensions

and the VHDL behavioral models read the same .mif file. If the .mif file is not present in the simulator project directory before the simulation begins, a warning will be issued and the whole memory will be initialized to the **DEFAULT_DATA** value.

For backward compatibility .mif files can also be generated from the behavioral models and read in during module generation (see previous section). This function is available by setting the **generatemif** signal within the behavioral model to 1, during simulation. The memory contents will be written to the file (specified by the **MIF_FILENAME** parameter, overwriting the previous contents) on every inactive clock edge until the **generatemif** signal is set to 0. As writing the .mif file may be time consuming it is advised to use this function sparingly.

```
Component _Name=dpram;
Data_Width_A = 8;
Depth_A = 512;
Data_Width_B = 16;
Depth_B = 256;
Radix = 16;
Default_Data = FF;
Memory_Initialization_Vector = 12,
34, 56, aa, aa;
```

Figure 7: An Example of COE File for Dual Port Block RAM

Note: The inclusion of this feature for the user's benefit requires compilation of the VHDL behavioral model to be VHDL-93 compliant. As all VHDL behavioral models must also be VHDL-87 compliant, the default VHDL model does not contain this feature. Users wishing to use this feature should make the following alterations to the ".vho" file generated for a module.

```
for all : <module_name> use entity
XilinxCoreLib.c_mem_sp_block_v1_0(behaviora
l)
```

becomes

```
for all : <module_name> use entity
XilinxCoreLib.c_mem_sp_block_v1_0_93(behavi
oral)
```

Core Resource Utilization

The number of Block RAM primitives required is dependent on the values of the depth and data width fields selected in the CORE generator dialog box and, for either Port A or B, is equal to:

(depth*data_width)/4096.

Table 2 details the smallest device, in the Virtex™ family, that provides a particular number of primitives.

For some memory depths extra logic is required to decode the address and multiplex the outputs from various primitives. Virtex™ CLB slices are used to provide this functionality. The number of slices required depends on the way that the depth is constructed from differing primitives, the data width and the way that the decode and mux are con-

structed. Calculating the number of slices used is therefore a non-trivial task and the best way to obtain an estimate for a specified memory is to enter its parameters into the parameterization window and read the report section.

Ordering Information

This module comes free with the Xilinx CORE Generator™ System. For additional information contact your local Xilinx sales representative, or e-mail requests to coregen@xilinx.com.

Table 2: Block RAM By Device

Blocks	Minimum Device
1	XCV50
2	
3	
4	
5	
6	
7	
8	
9	XCV100
10	
11	XCV150
12	
13	XCV200
14	
15	XCV300
16	
17	XCV400
18	
19	
20	
21	XCV600
22	
23	
24	
25	XCV800
26	
27	
28	
29	XCV1000
30	
31	
32	

Table 3: Parameter File Information

Parameter Name	Type	Notes
Component_Name	String	
Depth_A	Integer	16, 32, 64, 128 multiples of 256
Data_Width_A	Integer	>1
Depth_B	Integer	Depth_A$/2^n$ n = 0,1,2,3,4
Data_Width_B	Integer	2^n(Data_Wdith_A)
WEA_Active	String	High or Low Default = High
WEB_Active	String	High or Low Default = High
ENA_Active	String	High or Low Default = High
ENB_Active	String	High or Low Default = High
RSTA_Active	String	High or Low Default = High
RSTB_Active	String	High or Low Default = High
Clock_A_On	String	Rising_Edge or Falling_Edge Default = Rising_Edge
Clock_B_On	String	Rising_Edge or Falling_Edge Default = Rising_Edge
Radix	Integer	2, 10 or 16
Default_Data	Integer	Default = 0
Memory_Initialization_Vector*	Integer List	Comma separated and semi-colon terminated
Generate_MIF	Boolean	Default = false
Read_MIF	Boolean	Default = false
MIF_Filename	String	Default = Component_name
*Used in COE and batch files only		