


# Xilinx Synplicity Synplify Implementation Flow





# Xilinx Synplicity Information

## Device Architecture Support

### FPGA Product Family

Spartan  
Virtex  
XC4000X

### CPLD Product Family

XC9500

## Recommended Settings

For recommended settings, go to  
<http://www.xilinx.com>  
"Product" → "Software Solutions"

## Xilinx Contacts and Technical Support

World Wide Web:  
<http://www.xilinx.com>

North America  
1-800-255-7778  
[hotline@xilinx.com](mailto:hotline@xilinx.com)

United Kingdom  
44 1932-820821  
[ukhelp@xilinx.com](mailto:ukhelp@xilinx.com)

France  
33 1-3463-0100  
[frhelp@xilinx.com](mailto:frhelp@xilinx.com)  
Japan  
81 3-3297-9163  
[jhotline@xilinx.com](mailto:jhotline@xilinx.com)

## Synplicity Contacts and Technical Support

World Wide Web:  
<http://www.synplicity.com>

E-mail: [support@synplicity.com](mailto:support@synplicity.com) Telephone: 1-408-548-6000

## HDL Library and Language Support

Synplicity supports the synthesizable subsets of:  
VHDL, Verilog HDL, IEEE 1076 -93, IEEE 1364 -95  
Verilog HDL and 1164 VHDL

Libraries include: • Synplicity library and attributes • std\_logic\_1164 & numeric\_std  
• std\_logic\_arith • std\_logic\_signed  
• std\_logic\_unsigned • user-defined packages

## Guide Overview

### 1 Invoke Synplify

Invoke the Synplify synthesis tool. The Synplify Project Window is displayed listing Source Files, Result Files, and Target information.

### 2 Specify input files

Press the **right mouse button** in the Source Files list box and select **Add Source Files**. Select Verilog or VHDL file(s) and click **OK**. (See synplcty\examples for examples.) You can also add files from File Manager or Explorer into the Project Window by drag-and-drop.

Synplify chooses the last module compiled as the top-level module for Verilog designs. For VHDL designs, Synplify places the last architecture for the last entity within the last file compiled into Synplify.

### 3 Select target architecture & options

From the menu bar, choose **Target** → **Set Device Options...** and choose your target architecture and options and click **OK**.

### 4 Synthesize

Synplify accepts timing constraints for synthesis. Design constraints are passed on to the implementation tools. See the Synplify On-line help.

Click the **Run** button. Click the **View Log** button to View the Synplify Log file after Synplify shows **Done!** Double-click on the result file name to view the output file. Place and route the design. Optional: Save this configuration in a Project File.

### 5 Optional Save recommended setting configuration in a Project File.

- Set the Fanout Limit at **100 default**
- Turn on Force GSR Usage option **default**
- Turn on Target M1 Place & Route option **default**
- Turn Off Disable I/O Insertion option **default**