

## **C2901 Microprocessor Slice**

January 10, 2000



## CAST, Inc.

24 White Birch Drive Pomona, New York 10907 USA Phone: +1 914-354-4945 Fax: +1 914-354-0325 E-Mail: info@cast-inc.com URL: www.cast-inc.com

## **Features**

- Supports 4000X, Spartan, Spartan<sup>™</sup>-II, Virtex<sup>™</sup>, and Virtex<sup>™</sup>-E devices
- Independent and simultaneous access to two registers save machine cycles
- Eight function ALU
- Expandable Any number of devices can be connected for wider bus structures
- Four status flags for Carry, Overflow, Zero and Negative
- Microprogrammable
- Functionality based on the Advanced Micro Devices
  AM2901

# **Applications**

The C2901 core is used where simple microprogrammable controllers are required.

<b>Product Specification</b>
------------------------------

AllianceCORE™ Facts		
Core Specifics		
See Table 1		
Provided with Core		
Documentation	Core documentation	
Design File Formats	EDIF Netlist; .ngc	
	VHDL/Verilog Source RTL	
	available extra	
Constraints File	C2901.ucf	
Verification Tool	VHDL/Verilog test bench,	
	test vectors	
Instantiation		
Templates	None	
Reference designs &	None	
application notes		
Additional Items	None	
Simulation Tool Used		
1076 compliant VHDL simulator, verilog simulator		
Support		
Support provided by CAST, Inc.		

#### Table 1: Core Implementation Data

Supported Family	Device Tested	CLBs <sup>2</sup>	Clock IOBs	IOBs <sup>1</sup>	Performance (MHz)	Xilinx Tools	Special Features
XC4000XL	4013XL-08	68	1	44	36	M1.5i	SelectRAM
Spartan	S30-4	73	1	44	31	M1.5i	SelectRAM
Virtex	V50-6	125 <sup>3</sup>	1	44	39	M1.5i	None

Notes:

1. Assuming all core I/O are routed off-chip.

2. Optimized for speed.

3. Utilization numbers for Virtex are in CLB slices.



Figure 1: C2901 Microprocessor Slice Block Diagram

# **General Description**

The C2901 4-bit microprocessor slice core is a cascadable ALU intended for use in CPUs, peripheral controllers, and programmable microprocessors. The core includes a dual port RAM, ALU, shifter, register and multiplexer. The micro-instructions of the C2901 allow for easy modeling of various microcontrollers.

## **Functional Description**

The C2901 core is partitioned into sections as shown in Figure 1 and described below.

#### **Dual Port RAM**

The internal memory is a 4-bit by 16 deep Dual Port RAM. It is addressed for writing by the B Port and for reading by both the A and B Ports. The input data is defined by a microinstruction decoded from 3 bits of the 9-bit I Port.

## **RAM Latch**

These latches store the outputs of the Dual Port RAM. They are clocked using the CP input.

## **Q** Register

The Q register is enabled by the internal signal qen which is generated by the Instruction input (I) and clocked on the rising edge of CP.

#### ALU

The ALU accepts input from either RAM Port, the Q Register and cascaded inputs from previous stages. It has basic functions including most logic and arithmetic operations including such functions as shifting, adding and subtracting.

#### ODecode

The ODecode block takes bits 6-8 of the MicroInstruction Bus and uses them to control the internal output enables and selects of the other blocks.

#### RSDecode

The RSDecode block takes bits 0 - 2 of the MicroInstruction Bus and uses them to control the 4-bit R and S buses. These buses get loaded with the outputs of the other blocks, routing various results back through the ALU block.

#### ENGEN

This block takes the select bits for the ram and  ${\bf q}$  register and decodes the enable pins for the bidirectional RAM and  ${\bf Q}$  bits.

#### **MicroInstructions**

The I Port is internally decoded to define the flow of data to the above sections.

## **Core Modifications**

The C2901 core can be customized to include:

- 4-bit Data width or greater
- · Bi-directional pins as in the original AM2901 device

Please contact CAST, Inc. directly for any required modifications.

## **Pinout**

The pinout of the C2901 core has not been fixed to specific FPGA I/O, allowing flexibility with a user's application. Signal names are shown in the block diagram in Figure 1 and in Table 2.

All bi-directional pins have been split to have input, output and enable pins associated with them. This is done to be in compliance with VSIA.

## **Verification Methods**

The C2901 core's functionality was verified by means of a proprietary hardware modeler. The same stimulus was applied to a hardware model that contained the original AMD 2901 chip, and the results compared with the core's simulation outputs.

# Recommended Design Experience

The user must be familiar with HDL design methodology as well as instantiation of Xilinx netlists in a hierarchical design environment.

## **Ordering Information**

The C2901 core is available from CAST, Inc. Please contact CAST, Inc. directly for pricing and information.

## **Related Information**

Bipolar Microprocessor Logic and Interface Data Book

#### Contact:

Advanced Micro Devices One AMD Place P.O. Box 3453 Sunnyvale, California 94088-3453 Phone: +1 408-732-2400 +1 800-538-8450

Table 2	2: Core	Signal	Pinout
---------	---------	--------	--------

Name	Туре	Description
A[3:0]	Input	A-port Address
B[3:0]	Input	B-port Address
СР	Input	Clock (Clock IOB)
CN	Input	Carry In
D[3:0]	Input	Data Input
FEQEN	Output	ALU outputs are zero (con- trol for Open Collector Out- put)
OEN	Input	Output
YOUT[3:0]	Output	Data Output
RAMOIN	Input	Shift Line – RAM Stack
RAM3IN	Input	Shift Line – RAM Stack
Q0IN	Input	Shift Line-Q Register
Q3IN	Input	Shift Line-Q Register
Q0OUT	Output	Shift Line – Q Register
Q3OUT	Output	Shift Line-Q Register
RAM0OUT	Output	Shift Line – RAM Stack
RAM3OUT	Output	Shift Line – RAM Stack
F3	Output	ALU MSB
I[8:0]	Input	Instruction/Microcode
Q0EN	Output	Enable for Q0 Tristate Out- put
Q3EN	Output	Enable for Q3 Tristate Out- put
RAM0EN	Output	Enable for RAM0 Tristate Output
RAM3EN	Output	Enable for RAM3 Tristate Output
GN	Output	Carry Generate
PN	Output	Carry Propagate
CN4	Output	Carry out
OVR	Output	Overflow

	+1 800-222-9323 (literature)
E-mail:	AMDlit@gomez.amd.com
URL:	www.amd.com

### Xilinx Programmable Logic

For information on Xilinx programmable logic or development system software, contact your local Xilinx sales office, or:

Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com For general Xilinx literature, contact:

Phone: +1 800-231-3386 (inside the US) +1 408-879-5017 (outside the US)

E-mail: literature@xilinx.com

For AllianceCORE<sup>™</sup> specific information, contact:

- Phone: +1 408-879-5381
- E-mail: alliancecore@xilinx.com
- URL: www.xilinx.com/products/logicore/alliance/ tblpart.htm