Using Model Technology Model*Sim* with Xilinx Foundation Series Software





## Xilinx Library Setup

Because the Model*Sim* VHDL and Verilog simulators use compiled HDL libraries, each of the Xilinx HDL simulation libraries must be compiled before simulating any HDL descriptions containing Xilinx specific parts. This is a task that should only be done once, and then updated only if new Xilinx libraries are required.

The following sections describe how to set up Xilinx libraries for use in Model*Sim* simulations. The first three sections describe the step-by-step instructions for compiling the Xilinx simulation model libraries. The forth section describes how to setup and run an automated script to accomplish the same task.

Section 1. Compiling the LogiBLOX library

- Using the Windows Explorer, make an MTI directory in \$XILINX\vhdl\data. If you have installed the Foundation Series software in the default location, this will resolve to C:\FNDTN\vhdl\data\MTI
- 2. After starting ModelSim, select File -> Directory and browse over to \$MODELSIM.
- 3. In ModelSim, select Library -> New.
- 4. Type **\$XILINX/vhdl/data/MTI/logiblox**.



- 5. Select Library -> Mapping and press New.
- 6. For Library, enter LogiBLOX. For Directory, enter **\$XILINX/vhdl/data/MTI/logiblox**.

Library Mapping					
	Library	Directory			
	std	\$MODEL_TECH/std			
	ieee	\$MODEL_TECH/ieee			
	verilog	\$MODEL_TECH/verilog			
	arithmetic	\$MODEL_TECH/arith			
	mgc_portable	\$MODEL_TECH/mgc_port			
	std_developerskit	\$MODEL_TECH/stdevkit			
	ry Entry				
	Library	r: LogiBLOX			
	Directory	/: \$XILINX\vhdl\data\MTl\logiblox			
	View	OK Cancel			

- 7. From the Model*Sim* application window, press the VCOM button on the toolbar.
- 8. In the **Compile VHDL Source** dialog window, set the Target Library to LogiBLOX.
- 9. In the **Directories** window, change to **\$XILINX\vhdl\src\logiblox**.

Compile VHDL Source		×
File <u>N</u> ame: mylutil yhd	Directories: d:\fndtn\vhdl\src\logiblox	Compile
logiblox.vhd		Done
mvlarith.vhd mvlutil.vhd	C FNDTN C vhdl C src P logiblox	Options
List Files of <u>T</u> ype:	Drives:	🔽 Compile More
VHDL sources (*.vhd)	🖃 d: D Drive 💌	Network
Target Library: LogiBLOX	Start compiling or	n line: 1

 Use the Compile to compile the VHDL files in the order they are shown: mvlutil.vhd mvlarith.vhd logiblox.vhd

### Section 2. Compiling the Unisim library:

As you may have noticed, a transcript of the work you have been doing has appeared in the Model*Sim* Transcript window. The transcript window records the commands used to accomplish the same tasks. To accomplish the remainder of the Xilinx library setup, type the following commands into the Model*Sim* Transcript window:

M Transcript	- 🗆 ×
	<b></b>
cd \$MODEL_TECH	
vlib \$XILINX\vhdl\data\MTI\unisim	
vmap unisim \$XILINX\vhdl\data\MTl\unisim	
# Modifying D:/3rdparty/modelsim/modelsim.ini	
vcom -work unisim \$XILINX\vhdl\src\unisims\unisim_VPKG.vhd	
# – Loading package standard	
# – Loading package std_logic_1164	
# – Loading package vital_timing	
# – Loading package vital_primitives	
# – Compiling package vpkg	
# – Compiling package body vpkg	
# – Loading package vpkg	
ModelSim>	-
	• //

```
cd $MODEL_TECH
vlib $XILINX/vhdl/data/mti/unisim
vmap unisim $XILINX/vhdl/data/mti/unisim
vcom -work unisim $XILINX/vhdl/src/unisims/unisim_VPKG.vhd
vcom -work unisim $XILINX/vhdl/src/unisims/unisim_VCOMP.vhd
vcom -work unisim $XILINX/vhdl/src/unisims/unisim_VITAL.vhd
vcom -work unisim $XILINX/vhdl/src/unisims/unisim_VCFG4K.vhd
```

### Section 3. Compiling the Simprims library:

The following commands are those used to compile the Xilinx simprim VHDL libraries.

```
cd $MODEL_TECH
vlib $XILINX/vhdl/data/MTI/simprim
vmap simprim $XILINX/vhdl/data/mti/simprim
vcom -work simprim $XILINX/vhdl/src/simprims/simprim_Vpackage.vhd
vcom -work simprim $XILINX/vhdl/src/simprims/simprim_Vcomponents.vhd
vcom -work simprim $XILINX/vhdl/src/simprims/simprim_VITAL.vhd
```

#### Section 4. Using a macro file

If you place all the above ModelSim commands into a file (i.e. foundation\_setup.do), it can then be used to automatically setup and compile each of the libraries as demonstrated above. This script could then be used to recompile the libraries should any of them be updated. To run this script, perform the following:

- Using the Windows Explorer, make an MTI directory in \$XILINX\vhdl\data. If you have installed the Foundation Series software in the default location, this will resolve to C:\FNDTN\vhdl\data\MTI
- From the ModelSim main window, chose File >> Execute Macro... and browse to the *foundation\_setup.do* file.

Execute Mac	10				? ×
Look jn:	😋 temp	-	£	۲	8-8- 8-8- 8-8-
foundation	_setup.do				
File <u>n</u> ame: Files of <u>ty</u> pe:	foundation_setup.do Macro Files (*.do)		<b>•</b>		<u>O</u> pen Cancel

## **Exporting Foundation Schematics for VHDL Simulation**

The following section describes the steps necessary for exporting and simulating a Foundation Schematic.

#### **Exporting the Foundation Project**

- 1. Start Xilinx Foundation Project Manager
- 2. From the Program Manger **Files** tab, double click on the top level schematic file. This will open the top level of the design in the schematic editor.



3. From the **Options** menu of the schematic editor, select **Export Netlist...** 

Create <u>N</u> etlist Create Netlist from Current Sheet	Shift+F2
 Integrity Test	Ctrl+F2
E <u>x</u> port Netlist	
Update Simulation	
Simulate Current <u>M</u> acro	
Logi <u>B</u> LOX	
Import LogiBLOX	
Annotate	Ctrl+K
<u>S</u> ymbol Editor	Ctrl+E
Replace Symbol	
Rename Ne <u>t</u>	
<u>R</u> eport	

- 4. In the Export Netlist dialog box, change the Files of type selection to VHDL
- 5. Browse to the schematic project file (.alb extension), and select Open

Export Netlis	t				? ×
Look jn:	😋 watch_sc	•	£	Ċ	8-8- 8-8- 8-8-
dpmcomp.	tmp				
xproj					
🛋 watch_sc.	alb				
File name:	watch sc.alb				Open
Files of tupe:			-		
riles of gype.	[vnu[.vnD]				Cancel

Each sheet of schematic will be exported as a VHDL structural netlist to the project directory. Each structural netlist will be given a name identical to that of the schematic block from which it was created.

## Simulating the design

- 1. Open ModelSim
- 2. Use **File** >> **Directory...** to change to the project directory where the VHDL structural netslist files were exported
- 3. Create a new local modelsim.ini file by selecting **Project** >> **New** and entering modelsim.ini as the name of the project to create.
- 4. If you have correctly set up the Xilinx libraries previously, selecting **Libraries** >> **Mapping...** should reveal that the Xilinx libraries are mapped to the previously compiled libraries. This would look similar to the following:

L	ibrary Mapping			
	Library	Directory		
	std	\$MODEL_TECH/std		
	ieee	\$MODEL_TECH/ieee		
	verilog	\$MODEL_TECH/verilog		
	arithmetic	\$MODEL_TECH/arith		
	mgc_portable	\$MODEL_TECH/mgc_port		
	std_developerskit	\$MODEL_TECH/stdevkit		
	synopsys	\$MODEL_TECH/synopsys		
	LogiBLOX	\$XILINX/vhdl/data/MTI/logiBLOX		
	unisim	\$XILINX/vhdl/data/MTI/unisim		
	simprim	\$XILINX/vhdl/data/MTI/simprim		
	View New	Edit Delete Cancel OK		
	······			

- 5. Create a working library using Library >> New... and typing WORK as the library name.
- 6. (If your design has a global signals) Compile the global signal support package *pack.vhd* (automatically generated by the Foundation tools) using File >> Compile VHDL... It is necessary to first compile this package into the working library to support any global signals that may have been used in the schematic.
- 7. Beginning from the leaf models of the design, compile each of the modules until the entire design has been compiled into library work.
- 8. If there are LogiBLOX modules referenced in the schematic, the VHDL simulation models may not have been copied to the Export VHDL command. Use Explorer to copy each of the simulation models to the local directory. If you did not generate VHDL simulation models for your logiBLOX modules, run LogiBLOX again to generate the simulation models for each module.
- 9. From the **File** >> **Simulate**... dialog window, choose the top level entity/architecture or module for simulation. If you have included a VHDL testbench, this will be the top level module.

Simulate a D	esign	? ×
Design VH	DL Verilog SDF	
Simulator F	Resolution: Ins	
Library:	work  Browse View	
Simulate:	Add	
	design unit name	
	Config rtl_simulation	
	Entity cb4ce 🗖	
	Entity cd4ce	
	OK Cancel Ap	ply

10. Set up the simulation debugging windows by first resizing the Model*Sim* window to take up most (if not all) of your screen and then selecting View->All and Window->Tile Horizontally. Find the Transcript window and type in the following commands to set up the Wave and List windows:

VSIM> list /\* VSIM> wave /\*

This will add all the signals or nets at the top level of the design to the Wave and List windows.



Take a look at each of the 9 windows within ModelSim to familiarize yourself with them.

**Transcript** – The command-line window; displays a transcript of all command activity.

Source – Displays the HDL source code for the design.

**Structure** – Displays the hierarchy of structural elements such as VHDL component instances, packages, blocks, generate statements, and Verilog model instances, names blocks, tasks and functions.

**Wave** – Displays waveforms and current values for the VHDL signals, and Verilog nets and register variables you have selected.

**List** – Shows the simulation values of selected VHDL signals, and Verilog nets and register variables in tabular format.

Dataflow – Allows you to trace VHDL signals or Verilog nets through your design.

**Signals** – Shows the names and current values of VHDL signals, and Verilog nets and register variables in the region currently selected in the Structure window.

**Variables** – Displays VHDL constants, generics, variables, and Verilog register variables in the current process and their current values.

Process – Displays a list of processes that are scheduled to run during the current simulation cycle.

Many of these windows are dynamically linked with each other. If you click on a signal or process in one window, the other windows will update to display or highlight that object.

11. Run the simulation. Press the "RUN" button or type "run 100" at the VSIM> prompt. Below is an example of setting a cursor in the Wave window and of hitting a breakpoint in the Source window.



12. Quit ModelSim. Select "File->Exit ModelSim" from the ModelSim menus.

# Simulation of Post Place and Route Designs

The Xilinx implementation tools will produce a timing simulation netlist after the design has been placed and routed. The Model*Sim* simulator HDL can perform a fully back annotated timing simulation using this netlist and SDF timing information.

### Creating a back annotated timing netlist

- 1. Select Implement >> Implementation Options from the Foundation Project Manager
- 2. Ensure that the *Produce Timing Simulation Data* option is selected in the Options dialog, and that the *Program Option Template* has the *Simulation* template set to Modelsim VHDL or Modelsim Verilog (depending on the desired HDL language)

ptions			
User File			
<u>U</u> ser Constraints: [	:\XILINX\Active\projects\	wtut_sc\wtut_sc.u	ucf <u>B</u> rowse
Program Option Templat	es		
Implementation:	Default		<u>E</u> dit Template
Si <u>m</u> ulation:	Foundation EDIF	•	E <u>d</u> it Template
Configuration:	Default		Edit Template
	,		
Optional Targets			
✓ Produce Timing Sir	nulation Data		
Produce Configura	ion Data		
	OK	Cance	l <u>H</u> elp

3. Click OK and complete the implementation of the design.

## Simulating the full timing netlist

- 1. From the ModelSim window, browse to the specific design revision in the project directory
- 2. Using **File** >> **Compile VHDL** ... (or Verilog...) compile the timing simulation netlist produced by the Xilinx implementation tools. This file will be named either *time\_sim.vhd* or *time\_sim.v*

Note: If you have symbols which require configuration before simulation, such as OSC, ROC, or TOC, configure those before compiling the timing simulation netlist.

- 3. Compile the HDL test bench. There is a template test bench file created by the Xilinx implementation tools. The file will be named either *time\_sim.tvhd* or *time\_sim.tv*
- 4. From the **File** >> **Simulate** dialog, choose the top level of the design (including any test bench you have created).
- 5. From the Simulate a Design dialog, under the SDF tab, include the SDF back annotation timing file created by the Xilinx implementation tools. This file will be named *time\_sim.sdf*. In the Apply to region field, enter the hierarchical path to the region that the time\_sim.sdf file applies to. For example, for a testbench called "tb" that instantiates a design called "my\_design" that the time\_sim.sdf was created for, the region to apply the SDF file to would be "/tb/my\_design". Press "OK".

Simulate a Design	×
Design VHDL Verilog SDF	
SDF File: time_sim.sdf Browse	
Delay Selection: Typ	
Apply to region: /tb/my_design	
Multi-Source Delay: Iatest	
Disable warnings from SDF reader	
OK Cancel Apply	

6. After the simulation is loaded, you can use the ModelSim debugging windows described above to simulate and debug the full timing netlist.