The Configuration Problem Solver

---

CONCLUSION

The STARTUP Sequence has not completed.

To complete the STARTUP Sequence all that is needed are a few more clock cycles. The clock signal that is used for the STARTUP state machine is the CCLK by default. However, another (USER) clock may be specified by using the STARTUP component in the design and selecting the startup clock options for bitstream generation. Be sure which has been selected for your design implementation and assert the clock. If the CCLK is set as the Startup clock then strobe another byte of Logic `1's into the FPGA to generate 8 more CCLKs. See also the related answers.

Related Answers