



Xilinx Inc.
 2100 Logic Drive
 San Jose, CA 95124
 Phone: +1 408-559-7778
 Fax: +1 408-559-7114
 E-mail: coregen@xilinx.com
 URL: www.xilinx.com/ipcenter

Features

- Drop-in module for Virtex, Virtex-E and Spartan2 families
- Generates AND, NAND, OR, NOR, XOR, XNOR, Buffer and Inverter gates
- Supports 2 to 4 input buses
- Supports buses of up to 64 bits wide
- Optional registered output with optional clock enable and asynchronous and synchronous controls
- Incorporates Xilinx Smart-IP technology for maximum performance
- To be used with Xilinx Core Generator V2.1i Tool and later versions

Functional Description

The bus gate is a member of the BaseBLOX series of building blocks for the Virtex architecture. In the case of the logical operators AND, NAND, OR, NOR, XOR or XNOR, the output is generated by performing the selected logical operation bitwise on the input buses (i.e. bit 0 of all input buses are gated to generate bit 0 of the output, etc.). In the case of the Inverter and Buffer operations only one input bus (IA[N:0]) is used and operated upon appropriately. Options are provided for selecting the gate type, registered outputs and non-registered outputs. When a registered output is selected options are also provided for **Clock Enable**, **Asynchronous Set**, **Clear**, and **Init**, and **Synchronous Set**, **Clear** and **Init**. The module can optionally be generated as a Relationally Placed Macro (RPM) or as unplaced logic. When an RPM is generated the logic is placed in a column.

Table 1: Core Signal Pinout

Signal	Signal Direction	Description
IA[N:0] .. ID[N:0]	Input	Input buses
O[N:0]	Output	Output for non-registered module
D[N:0]	Internal	Internal Data Input connection to optional Output Register
CE	Input	Clock Enable
CLK	Input	Clock: rising edge
ASET	Input	Asynchronous Set: forces the registered output to a high state when driven
ACLR	Input	Asynchronous Clear: forces outputs to a low state when driven




Figure 1: Main Bus Gate Parameterization Screen

Signal	Signal Direction	Description
SSET	Input	Synchronous Set: forces the registered output to a high state on next concurrent clock edge
SCLR	Input	Synchronous Clear: forces the registered output to a low state on next concurrent clock edge
AINIT	Input	Asynchronous Initialize: forces the registered outputs to a user defined state when driven
SINIT	Input	Synchronous Initialize: forces the registered outputs to a user defined state on next concurrent clock edge
Q[N:0]	Output	Output for registered module

Note:

All control inputs are active high. Should an active low input be required for a particular control pin an inverter must be placed in the path to the pin. The inverter will be absorbed appropriately during mapping.

Pinout

Signal names for the schematic symbol are shown in Figure 3 and described in Table 1.




Figure 3: Core Schematic Symbol

CORE Generator Parameters

The main CORE Generator parameterization screen for this module is shown in Figure 1. The parameters are as follows:

- **Component Name:** The component name is used as the base name of the output files generated for this module. Names must begin with a letter and must be composed from the following characters: a to z, 0 to 9 and "_" .
- **Number of Input Buses:** Enter the number of input buses. The valid range is 2 to 4. The default value is 2.
- **Input Bus Width:** Enter the width of the input buses (and hence the width of the output bus). The valid range is 2 to 64. The default value is 16.
- **Gate Type:** Select the appropriate radio button for the types of gate function required. The default setting is **AND**.
- **Input Inversion Masks:** For each input bus the corresponding input inversion mask defines which input bits are inverted prior to be operated upon by the selected logical function. A "1" in the mask pattern indicates that the corresponding bit in the input is to be inverted. The text box accepts a hex value which must be equal to or less than the **Input Bus Width**. If a value is entered that is fewer bits than the input bus width of the gate it is padded with zeros. An invalid value is highlighted in red in the text box. The default value is 0.
- **Output Options:** Select the appropriate radio button for the types of outputs required. The default setting is **Registered**.
- **Register Options:** This button is only enabled when a registered output has been requested via the **Output Options**. Clicking on this button brings up the Register Options parameterization screen (see figure 2).
- **Create RPM:** When this box is checked the module will be generated with relative location attributes attached. The resulting placement of the module will be in a column with two bits per slice. The default setting is to




Figure 2: Bus Gate Register Options Parameterization Screen

create an RPM.

The Register Options parameterization screen for this module is shown in Figure 2. The parameters are as follows:

- **Clock Enable:** When this box is checked the module is generated with a clock enable input. The default setting is unchecked.
- **CE Overrides:** This parameter controls whether or not the SSET, SCLR, and SINIT inputs are qualified by CE. This parameter is only enabled when a **Clock Enable** input has been requested.

When **CE Overrides Sync Controls** is selected an active level on any of the synchronous control inputs will only be acted upon when the CE pin is Active. Note that this is not the way that the dedicated inputs on the flip-flop primitives work, and so setting the **CE Overrides** parameter to **CE Overrides Sync Controls** will force the synchronous control functionality to be implemented using logic in the Look Up Tables (LUTs) preceding the output register. This results in increased resource utilization even when asynchronous controls are not present.

When **Sync Controls override CE** is selected an active level on any of the synchronous control inputs will be acted upon irrespective of the state of the CE pin. This setting is more efficient when asynchronous inputs are not present because it allows the dedicated inputs on the flip-flop primitives to be used for the synchronous control functions. It is less efficient when the presence of asynchronous inputs force the synchronous control functionality to be implemented using logic in the LUTs preceding the output register. This is because the CE signal has to be gated with the synchronous control inputs so that they can all generate a CE signal to the flip-flops, slowing down the CE path and resulting in slower overall operation of the module.

The default setting is **Sync Controls Override CE** so that a more efficient implementation can be generated.

- **Asynchronous Settings:** All asynchronous controls are implemented using the dedicated inputs on the flip-flop primitives. The module can be generated with the following asynchronous control inputs by clicking on the appropriate button:
 - **None:** No asynchronous control inputs. This is the default setting.
 - **Set:** An ASET input pin is generated.
 - **Clear:** An ACLR input pin is generated.
 - **Set and Clear:** Both ASET and ACLR input pins are generated. ACLR has priority over ASET when both are asserted at the same time.
 - **Init:** An AINIT input pin is generated which, when asserted, will asynchronously set the output register to the value defined in the **Asynchronous Init Value** text box.
- **Asynchronous Init Value:** This text box accepts a hex value whose width must be less than or equal to the

Input Bus Width. If a value is entered that is fewer bits than the data width of the output register it is padded with zeros. An invalid value is highlighted in red in the text box.

The value specified in this text box also functions as the power on reset value for the output register. The default value is 0.

- **Synchronous Settings:** When no asynchronous controls are implemented (i.e. the **Asynchronous Setting is None**) the synchronous controls can be implemented using the dedicated inputs on the flip-flop primitives. There are exceptions to this, see the description of the **Set/Clear Priority** and **CE Overrides** parameters.

When asynchronous controls are present any synchronous control functionality must be implemented using logic in the Look Up Tables (LUTs) preceding the output register. In the case when a non-registered output is not present, this logic can (in some cases) be absorbed into the same LUTs used to implement the gate function. In cases where this is not possible the synchronous control logic will require an additional LUT per output bit.

The module can be generated with the following synchronous control inputs by clicking on the appropriate button:

- **None:** No synchronous control inputs. This is the default setting.
- **Set:** An SSET input pin is generated.
- **Clear:** An SCLR input pin is generated.
- **Set and Clear:** Both SSET and SCLR input pins are generated. SCLR/SSET priority is defined by the setting of the Set/Clear Priority parameter.
- **Init:** An SINIT input pin is generated which, when asserted, will asynchronously set the output register to the value defined in the **Synchronous Init Value** text box.
- **Set/Clear Priority:** By selecting the appropriate radio button the priority of synchronous clear to synchronous set can be controlled. This parameter is only enabled when both synchronous set and synchronous clear have been requested.

It is not possible for **Set** to override **Clear** when the synchronous control functionality is implemented using the dedicated inputs on the flip-flop primitives. This can only be implemented using logic in the LUTs preceding the output register.

The default setting is **Clear Overrides Set** so that a more efficient implementation can be generated.

- **Synchronous Init Value:** This text box accepts a hex value whose width must be less than or equal to the **Input Bus Width**. If a value is entered that is fewer bits than the data width of the register it is padded with zeros. An invalid value is highlighted in red in the text box. This parameter is only enabled when the **Synchronous Settings** parameter is set to **Init**. The

default value is 0.

Parameter Values in the XCO File

Names of XCO file parameters and their parameter values are identical to the names and values shown in the GUI, except that underscore characters (_) are used instead of spaces. The text in an XCO file is case insensitive.

Table 2 shows the XCO file parameters and values, and summarizes the GUI defaults. The following is an example of the CSET parameters in an XCO file:

```
CSET synchronous_settings = none
CSET component_name = c_gate_bus
CSET output_options = registered
CSET ce_overrides = sync_controls_override_ce
CSET gate_type = and
CSET number_of_input_buses = 2
CSET sync_init_value = 0
CSET input_a_inversion_mask = 0
CSET async_init_value = 0
CSET input_b_inversion_mask = 0
CSET set_clear_priority = clear_overrides_set
CSET input_c_inversion_mask = 0
CSET clock_enable = FALSE
CSET input_bus_width = 16
CSET input_d_inversion_mask = 0
CSET asynchronous_settings = none
CSET create_rpm = TRUE
```

Core Resource Utilization

This module utilizes one Look Up Table (LUT) per input bus bit. When registered outputs are requested one flip-flop is used per input bus bit. In the case where registered and non-registered inputs are requested and synchronous control functionality has been requested which cannot be implemented using the direct control inputs of the flip-flop (i.e. when asynchronous controls are also requested), an additional LUT is used per input bus bit.

When the synchronous control functionality cannot be implemented using the dedicated control inputs of the flip-flop (i.e. when asynchronous controls are also requested) and the **CE Overrides** are set to **Sync Controls Override CE**, an additional LUT per module is required.

Ordering Information

This core is downloadable free of charge from the Xilinx IP Center (www.xilinx.com/ipcenter), for use with the Xilinx Core Generator System version 2.1i and later. The Core Generator System 2.1i tool is bundled with the Alliance 2.1i and Foundation 2.1i implementation tools.

To order Xilinx software contact your local Xilinx sales representative at www.xilinx.com/company/sales.htm.

Table 2: Default Values and XCO File Values

Parameter	XCO File values	Default GUI Setting
component_name	ASCII text starting with a letter and based upon the following character set: a .. z, 0..9 and _	blank
number_of_input_buses	"1" for gate Type settings of inverter of buffer. For all other Gate Type settings the value is an Integer in the range of 1 to 4	2
input_bus_width	Integer in the range 2 to 64	16
gate_type	One of the following keywords: and, nand, or, nor, xor, xnor, inverter or buffer	and
input_a_inversion_mask	Hex value whose value does not exceed $2^{\text{INPUT_BUS_WIDTH}} - 1$	0
input_b_inversion_mask	Hex value whose value does not exceed $2^{\text{INPUT_BUS_WIDTH}} - 1$	0
input_c_inversion_mask	Hex value whose value does not exceed $2^{\text{INPUT_BUS_WIDTH}} - 1$	0
input_d_inversion_mask	Hex value whose value does not exceed $2^{\text{INPUT_BUS_WIDTH}} - 1$	0
output_options	One of the following keywords: non_registered, registered, both	registered
create_rpm	One of the following keywords: true, false	true
clock_enable	One of the following keywords: true, false	false
ce_overrides	One of the following keywords: sync_controls_override_ce, ce_overrides_sync_controls	sync_controls_override_ce
asynchronous_settings	One of the following keywords: none, set, clear, set_and_clear, init	none
async_init_value	Hex value whose value does not exceed $2^{\text{INPUT_BUS_WIDTH}} - 1$	0
synchronous_settings	One of the following keywords: none, set, clear, set_and_clear, init	none
sync_init_value	Hex value whose value does not exceed $2^{\text{INPUT_BUS_WIDTH}} - 1$	0
set_clear_priority	One of the following keywords: clear_overrides_set or set_overrides_clear	clear_overrides_set