

**Product Specification** 

November 3, 2000

Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/ipcenter Support: support.xilinx.com

# Features

- Drop-in module for Virtex<sup>™</sup>, Virtex<sup>™</sup>-E, Virtex<sup>™</sup>-II, and Spartan<sup>™</sup>-II FPGAs
- · Supports data widths up to 256 bits
- Supports memory depths of up to 256 locations
- Memory is implemented in Distributed RAM
- Supports full and empty status flags
- Invalid read or write requests are rejected without affecting the FIFO state
- Four optional handshake signals (WR\_ACK, WR\_ERR, RD\_ACK, RD\_ERR) provide feedback (acknowledgment or rejection) in response to write and read requests in the prior clock cycle
- Optional count vector provides visibility into the number of data words currently in the FIFO
- Incorporates Xilinx Smart-IP technology for maximum performance
- To be used with version 3.1i or later of the Xilinx CORE Generator™ System

# **Functional Description**

The Synchronous FIFO is a First-In-First-Out memory queue. Its control logic performs all the necessary read and write pointer management, generates status flags, and optional handshake signals for interfacing with the user logic.

The Synchronous FIFO has a single clock port for both data-read and data-write operations (see Figure 1). Data presented at the module's data-input port (DIN) is written into the next available empty memory location on a rising clock-edge when the write-enable input (WR\_EN) is High. The memory full status output (FULL) indicates that no more empty locations remain in the module's internal memory. Data can be read out of the FIFO via the module's data-output port (DOUT) in the order in which it was written



Figure 1: Core Schematic Symbol

by asserting read-enable (RD\_EN) prior to a rising clock edge. The memory-empty status output (EMPTY) indicates that no more data resides in the module's internal memory.

The FIFO status cannot be corrupted by invalid requests. Requesting a read operation while the EMPTY flag is active will not cause any change in the current sate of the FIFO. Similarly, a write operation while the FULL flag is active will not cause any change in the current state of the FIFO. If enabled, the RD\_ERR and WR\_ERR handshake signals will indicate the rejection of these invalid requests.

In addition to the EMPTY and FULL flags, you can enable a count vector (DATA\_COUNT) to provide a more granular measure of the FIFO state. The width of this vector is user programmable to provide easy generation of additional flags. For instance, a vector width of one creates a half-full flag; a width of two creates binary-encoded quadrant flags, and so on.

The Synchronous FIFO clock (CLK) is rising edge active for the FIFO core. However, it can be made falling edge active (relative to the clock source) by inserting an inverter between the clock source and the FIFO's clock input.

## **Behavior of Status Signals**

The activation of the synchronous initialization input (SINIT) will reset the internal pointers and initialize the EMPTY output to 1 and FULL output to 0. This effectively

empties the FIFO, discarding any data that may have been stored in the module but which had not been read-out.

Optional handshaking signals (Figure 2) are provided to simplify the user control logic designed to interact with the FIFO. The WR ACK and WR ERR signals indicate acknowledgement or rejection of requested write operations (WR EN active) respectively. Similarly, RD ACK and RD ERR signals indicate the acknowledgement or rejection of read operations (RD EN active). Each of these control signals can be made Active High or Low from the GUI, as shown in Figure 3. Because an acknowledgement or error response depends on an active request (WR EN or RD EN), the acknowledge and error signals are not always the inverse of each other. If no operation is requested then both the acknowledge and the error signals will be inactive during the subsequent clock period. For an example of expected signal sequencing, refer to the timing diagram shown in Figure 4.

# **Pinout Description**

Signal names are shown in Figure 1 and are described in Table 1.

Signal	Signal Direction	Description
DIN[N:0]	Input	Data Input
WR_EN	Input	Write Enable (request)
RD_EN	Input	Read Enable (request)
CLK	Input	Clock for read and write op- erations (rising edge)
SINIT	Input	Synchronous initialization of all FIFO functions, flags, and pointers
FULL	Output	Full: no additional writes can be performed
DATA_ COUNT[C:0]	Output	Data Count: vector (un- signed binary) of number of data words currently in FIFO
WR_ACK	Output	Write Acknowledge: hand- shake signal indicates that data was written to the FIFO on the previous CLK edge while WR_EN was active
WR_ERR	Output	Write Error: handshake sig- nal indicates that no data word was written to the FIFO on the previous CLK edge while WR_EN was active
DOUT[N:0]	Output	Data Output: synchronous to CLK
EMPTY	Output	Empty: no additional reads can be performed

Signal	Signal Direction	Description
RD_ACK	Output	Read Acknowledge: hand- shake signal indicates that data was read from the FIFO and placed on the DOUT out- put pins on the previous CLK edge while RD_EN was ac- tive
RD_ERR	Output	Read Error: handshake sig- nal indicates that no data word was read from the FIFO on the previous CLK edge while RD_EN was active and subsequently data on DOUT output pins was not updated

## **CORE Generator Parameters**

The main Core Generator parameterization screen for this module is shown in Figure 2. Default values can be found in Table 2, and the parameter descriptions are as follows:

- Component Name: The component name is used as the base name of the output files generated for this module. Names must begin with a letter and must be composed from the following characters: a to z, 0 to 9 and "\_".
- Data Width: The width of the input data bus (also the width of the output data bus). The valid range is 1-256.
- FIFO Depth: Select the available depth from the pulldown list. Depths are (2<sup>N</sup>). FIFOs have a maximum depth of 256 (N=8).
- **Data Count**: When selected, the corresponding data count width dialog box becomes active.
- Data Count Width: Data Count Width: Valid count widths are any integer from 1 to N+1 (where 2<sup>N</sup> = FIFO Depth). If an integer greater than N+1 is entered, the core generation will be inhibited until it is corrected.
  - For example, for a FIFO Depth of 16 the internal counter will have a width of 5-bits, or INT\_COUNT[4:0]. There are two cases to be considered:
    - Case 1: The selected width of DATA\_COUNT is equal to the internal counter (C=5). In this case the output vector generated is equal to the internal counter: DATA\_COUNT[4:0] = INT\_COUNT[4:0].
    - Case 2: The selected width of the DATA\_COUNT is less than the internal counter (C<5). In this case, the output vector generated is: DATA\_COUNT[(C-1):0] = INT\_COUNT[(C-2):(log<sub>2</sub>(FIFO Depth)-C)
    - For C=4, DATA\_COUNT[3:0]=INT\_COUNT[3:0]
    - For C=3, DATA\_COUNT[2:0]=INT\_COUNT[3:1]
    - For C=2, DATA COUNT[1:0]=INT COUNT[3:2]
    - For C=1, DATA\_COUNT[0]=INT\_COUNT[3]

The optional handshaking control signals (acknowledge and/or error) can be enabled via the Handshaking Options button. This dialog box is shown in Figure 3.

- Read Acknowledge Flag: Asserted active on the clock cycle after a successful read has occurred. This signal can be made active high or low through the GUI.
- Read Error Flag: Asserted active on the clock cycle after a read from the FIFO was attempted, but not successful. This signal can be made active high or low through the GUI.
- Write Acknowledge Flag: Asserted active on the clock cycle after a successful write has occurred. This signal can be made active high or low through the GUI.
- Write Error Flag: Asserted active on the clock cycle after a write to the FIFO was attempted, but not successful. This signal can be made active high or low through the GUI.

Synchronous FIFO	×
DIN DOUT WR_EN FULL RD_EN EMPTY WR_ACK WR_ERR RD_ACK RD_ERR CLK DATA_COUNT SINIT	Synchronous FIFO Component Name Data Port Parameters Data Width 1 Valid Range 1256 FIFO Depth 16 Optional Ports Optional Ports Data Count Data Count Data Count Width 1 Valid Range 15 Handshaking Options
Display Core Viewer after Generation Generate Cancel	Data Sheet

Figure 2: Synchronous FIFO Main Parameterization Window

Handshaking Options			×		
Urite Handshake					
Acknowledge Flag		Error Flag			
Write Acknowledge Flag		🗌 🥅 Write Error Flag			
C Active high	O Active low	C Active high	C Active low		
Read Handshake		Error Flag			
🗌 🔲 Read Acknowledge Flag		Read Error Flag			
C Active high	C Active low	C Active high	C Active low		

Figure 3: Synchronous FIFO Handshaking Options Window



# Parameter Values in XCO File

Names of XCO file parameters and their parameter values are identical to the names and values shown in the GUI, except that underscore characters (\_) are used instead of spaces. The text in an XCO file is case insensitive.

The format for the XCO file should be as follows:

#### Table 2: XCO File Values and Default GUI Settings

CSET <parameters> = <desired\_options>

For example:

CSET component\_name = my\_fifo\_name

Table 2 shows the XCO file parameters and values, as well as summarizing the GUI defaults.

Parameter	XCO File Values	Default GUI Setting
component_name	ASCII text starting with a letter and based upon the following character set: az, 09, and _	blank
data_width	Integer in the range 1 to 256	1
fifo_depth	Integer in the range 15 to 256. Must be equal to (2 <sup>N</sup> ;, N = 4 to 8)	16
write_acknowledge_flag	One of the following keywords: true, false	false
write_acknowledge_sense	One of the following keywords: active_high, active_low	active_high
write_error_flag	One of the following keywords: true, false	false
write_error_sense	One of the following keywords: active_high, active_low	active_high
read_acknowledge_flag	One of the following keywords: true, false	false
read_acknowledge_sense	One of the following keywords: active_high, active_low	active_high
read_error_flag	One of the following keywords: true, false	false
read_error_sense	One of the following keywords: active_high, active_low	active_high
data_count	One of the following keywords: true, false	false
data_count_width	Integer in the range 1 to N+1, where N is determined by the fifo_depth	1

### **Core Resource Utilization**

The resource requirements of the synchronous FIFO are highly dependent on the memory size and the presence of optional ports. For some memory depths extra logic is required to decode the address and multiplex the output from various primitives. Table 3 shows the maximum number of slices for various depth and width combinations for the Virtex family. Similarly, Table 4 shows maximum resource utilizations for the Virtex-II family

Depth	Min Width	Max Width	Max Size (bits)	Max Number of Slices
16	1	256	4096	270
32	1	256	8192	655
64	1	256	16384	1680
128	1	144	18432	1961
256	1	72	18432	2000

### Table 3: Virtex Distributed RAM Resource Utilizations

### Table 4: Virtex-II Distributed RAM Resource Utilizations

Depth	Min Width	Max Width	Max Size (bits)	Max Number of Slices
16	1	256	4096	271
32	1	256 8192		400
64	1	256	16384	913
128	1	256 32768		1683
256	1	256	65536	3221

## Performance Benchmarking

To properly constrain the Synchronous FIFO, place an appropriate period constraint on the FIFO clock (CLK). The Synchronous FIFO benchmark results are shown in Table 5 for the Virtex-E family, and Table 6 for the Virtex-II family.

### Table 5: Virtex-E Synchronous FIFO Performance Benchmarking

Data Width	8	16	32	64	128	
Depth=64	159 MHz (6.3ns)	137 MHz (7.3ns)	130 MHz (7.7ns)	125 MHz (8.0ns)	110 MHz (9.0 ns)	
Note: 1. These benchmark designs contain only on FIFO without any additional logic, so benchmark numbers approach the performance ceiling rather than representing performance under typical conditions.						

### Table 6: Virtex-II Synchronous FIFO Performance Benchmarking

Data Width	8	16	32	64	128
Depth=64	200 MHz (5.0ns)	185 MHz (5.4ns)	185 MHz (5.4ns)	169 MHz (5.9ns)	156 MHz (6.4ns)
Depth=128	181 MHz (5.5ns)	166 MHz (6.0ns)	166 MHz (6.0ns)	156 MHz (6.4ns)	145 MHz (6.9ns)

Note: 1. These benchmark designs contain only on FIFO without any additional logic, so benchmark numbers approach the performance ceiling rather than representing performance under typical conditions.

2. These results were obtained using preview speed files.

## **Ordering Information**

This core is downloadable free of charge from the Xilinx IP Center (www.xilinx.com/ipcenter), for use with the Xilinx Core Generator System version 3.1i and later. The Core Generator System 3.1i tool is bundled with the Alliance 3.1i and Foundation 3.1i implementation tools.

To order Xilinx software contact your local Xilinx sales representative at www.xilinx.com/company/sales.htm.