



Xilinx Inc.
2100 Logic Drive
San Jose, CA 95124
Phone: +1 408-559-7778
Fax: +1 408-559-7114
URL: www.xilinx.com/ipcenter
Support: support.xilinx.com

Features

- Drop-in module for Virtex, Virtex™-E, Virtex™-II and Spartan™-II FPGAs
- Supports buses of up to 64 bits wide
- 1 to 64 inputs
- Incorporates Xilinx Smart-IP technology for maximum performance
- To be used with version 3.1i and later of the Xilinx CORE Generator System




Figure 1: BUFT-Based Multiplexer Slice Parameterization Window

Functional Description

The BUFT-based multiplexer slice is a member of the BaseBLOX series of building blocks for the Virtex architecture. The only option is for selecting the size of the input bus. Combining the outputs of multiple BUFT-based multiplexer multiple slices allows the creation of larger tristate multiplexers.

Pinout

Signal names for the schematic symbol are shown in Figure 1 and described in Table 1

Table 1: Core Signal Pinout

| Signal | Signal Direction | Description |
|--------|------------------|------------------------------|
| I[N:0] | Input | Multiplexer slice input bus |
| T | Input | Output tristate control |
| O[N:0] | Output | Multiplexer slice output bus |

Note:

All control inputs are Active High. Should an Active Low input be required for a particular control pin an inverter must be placed in the path to the pin. The inverter will be absorbed appropriately during mapping.

CORE Generator Parameters

The main CORE Generator parameterization screen for this module is shown in Figure 2. The parameters are as follows:

- **Component Name:** The component name is used as the base name of the output files generated for this module. Names must begin with a letter and must be composed from the following characters: a to z, 0 to 9 and “_”.
- **Bus Width:** Select the width of the inputs buses (and hence the width of the output bus) from the pull down menu. The valid range is 1 - 64. The default value is 16.

Parameter Values in the XCO File

Parameters and their values in XCO files are based upon the names and values shown in the GUI, except that under-

score characters () are used instead of spaces. The text in an XCO file is case insensitive.

Table 2 shows the XCO file parameters and values, as well as summarizing the GUI defaults. The following is an example of the CSET parameters in an XCO file:

```
CSET width = 16
CSET component_name = c_mux_slice_buf
```

Core Resource Utilization

For an accurate measure of the usage of primitives, slices, and CLBs for a particular point solution, check the **Display Core Viewer after Generation** checkbox, in CoreGen.

Ordering Information

This core is downloadable free of charge from the Xilinx IP Center (www.xilinx.com/ipcenter), for use with the Xilinx Core Generator System version 3.1i and later. The Core Generator System 3.1i tool is bundled with the Alliance 3.1i and Foundation 3.1i implementation tools.

To order Xilinx software contact your local Xilinx sales representative at www.xilinx.com/company/sales.htm.




Figure 2: Core Schematic Symbol

Table 2: XCO File Values and Default Values

| Parameter | XCO File Values | Default GUI Setting |
|----------------|---|---------------------|
| component_name | ASCII text starting with a letter and based upon the following character set: a.. z, 0..9 and “_” | blank |
| width | Integer in the range of 1 to 64 | 16 |