Features

- Generates multiple frame structures
  - T1-D4 frames with 4- or 12-frame multiframes
  - T1-ESF frames with 24-frame multiframes
  - E1 frames with 16-frame CAS & CRC multiframes
- Fully compliant with CCITT Recommendation G.704 (G.706, G.732, G.733)
- Programmable Idle codes for data and signalling
- Provides support for CRC6 and CRC4 generation
- Provides bit location output signals
- Fully synchronous design

Applications

- ISDN Primary Rate Access
- Multiplexing equipment
- Satellite communications
- Digital PABX
- High speed computer links

General Description

The T1E1 Framer generates a complete T1 or E1 data stream containing a programmable Idle code in the data channels, and a programmable Idle code in the signalling bits. In addition, E1 frames can be generated with or without CRC and CAS multiframes. Various common bit location, timeslot location and control signals are generated as follows:

- Frame Alignment Location (T1/E1)
- Data Location (T1/E1)
- Signalling Location (T1/E1)
- FAW Bit Location (T1/E1)
- A Bit Location (T1(ESF)/E1)
- CRC Bit Location (T1(ESF)/E1)

LogiCORE™ Facts

Core Specifics

<table>
<thead>
<tr>
<th>Device Family</th>
<th>Virtex™, Virtex™-E, Spartan™ II</th>
</tr>
</thead>
<tbody>
<tr>
<td>Slices Used</td>
<td>126</td>
</tr>
<tr>
<td>IOBs Used</td>
<td>87</td>
</tr>
<tr>
<td>CLKIOBs Used</td>
<td>1</td>
</tr>
<tr>
<td>System Clock fmax</td>
<td>&gt;40MHz</td>
</tr>
<tr>
<td>Device Features Used</td>
<td>-</td>
</tr>
</tbody>
</table>

Provided with Core

<table>
<thead>
<tr>
<th>Documentation</th>
<th>Product Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design File Formats</td>
<td>Targeted EDIF</td>
</tr>
<tr>
<td>Constraint Files</td>
<td>.ucf file</td>
</tr>
<tr>
<td>Verification Tool</td>
<td>ModelSim v5.4</td>
</tr>
<tr>
<td>Demonstration VHDL and Verilog test benches supplied</td>
<td>-</td>
</tr>
<tr>
<td>Schematic Symbols</td>
<td>-</td>
</tr>
<tr>
<td>Evaluation Model</td>
<td>Post-layout .vhd, .veri</td>
</tr>
<tr>
<td>Reference designs &amp; application notes</td>
<td>-</td>
</tr>
<tr>
<td>Additional Items</td>
<td>-</td>
</tr>
</tbody>
</table>

Design Tool Requirements

<table>
<thead>
<tr>
<th>Xilinx Core Tools</th>
<th>Design Manager 3.2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Entry/Verification</td>
<td>FPGA Express 3.4</td>
</tr>
<tr>
<td>Tool</td>
<td>ModelSim v5.4</td>
</tr>
</tbody>
</table>

Support

Support provided by Xilinx

- CRC Done Location (T1(ESF)/E1)
- M Bit Location (T1(ESF))
- F Bit Location (T1)
- S Bit Location (T1(D4))
- E Bit Location (E1)
- Sa Bit Location (E1)
- X Bit Location (E1(CAS))
- Y Bit Location (E1(CAS))
- CRC MF Bit Location (E1(CRC))
- CAS MF Bit Location (E1(CAS))

These allow additional circuitry to be added with minimal effort.

Delayed versions of most signals are also generated to allow efficient connections to blocks further down stream. These delayed output signals can be configured to occur an integer number of data bit cycles after the main signals, as set by the Output_Delay input.
**T1E1 Framer**

**Figure 1: Core Schematic**

**Functional Description**

The T1E1 Framer is comprised of two main blocks, a Controller block and a Signal Generator block.

The Controller block drives Bit and Frame counters to generate raw T1 or E1 multiframes. Into this structure, it places all the required framing bits and accessory bits. Timeslots are filled with the given Data Idle code: Signalling bits are filled with the given Signalling Idle code.

The resultant T1 or E1 multiframe is a valid data stream, but the CRC bits will be incorrect. If a CRC is required, a CRC generator must be added after the frame to calculate and insert the correct CRC bits.

The Signal Generator is driven by the same Bit and Frame counters that the Controller block uses. The Signal Generator outputs are unlatched simple asynchronous decodes of the Bit and Frame counter values. These counters are decoded to produce the Bit Location signals. A delayed set of Bit Location signals is also produced with all the signals delayed by an amount set through the Output_Delay input.

The Bit and Frame counters both count from zero up to the appropriate terminal count. For T1 systems, the Frame bit is decoded at bit count 192. This keeps the bit counts of the data timeslots the same for both T1 and E1 systems. However, this means that for each frame of a T1 system, the Frame Bit for that frame occurs as the last bit of the previous frame. You should also note that this numbering scheme does not match the CCITT numbering method.
Pinout

The following table summarizes the signal functions. Unless otherwise stated all signals are active high and bit 0 is the least significant bit.

Please Note: (i) The numbering scheme represents the value of the Bit_Count[7:0] and the Frame_Count[4:0] signals and thus differs from the CCITT system.

(ii) The Frame Bits of T1 systems are decoded as Bit_Count 192. This keeps the bit counts for the timeslot data the same for both T1 and E1 systems. It also means that the Frame Bit for a particular frame occurs as the last bit of the previous frame, making the Frame_Count for the Frame bit one more than that for the other bits in the frame.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Signal Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock</td>
<td>I</td>
<td>Synchronous System Clock. This must have a minimum frequency of 1 times the bit rate clock. eg &gt;= 1.544MHz or 2.048MHz.</td>
</tr>
<tr>
<td>A_Reset</td>
<td>I</td>
<td>Asynchronous Global Reset (Active Low).</td>
</tr>
<tr>
<td>S_Reset</td>
<td>I</td>
<td>Synchronous Global Reset (Active Low).</td>
</tr>
<tr>
<td>Data_Valid_Early</td>
<td>I</td>
<td></td>
</tr>
</tbody>
</table>
| Bit_Count[7:0]          | I                | Bit number within the current frame. This count changes at the data bit rate. It counts between:
                                0 - 192 for T1 systems
                                0 - 255 for E1 systems.
                                For T1 systems, the Frame Bit occurs at bit count 192. |
| Bit_Count_Load          | O                | When high, causes the Bit counter to perform a parallel load of zero, as the load data inputs of the counter should be tied to 0. |
| Bit_Count_Enable        | O                | When high, causes the Bit counter to count.                                  |
| Frame_Count[4:0]        | I                | Frame number within the current multiframe. This count changes at the frame rate. It counts between
                                0 - 23 for T1 ESF systems
                                0 - 11 for T1 D4 12-Frame systems
                                0 - 11 for T1 D4 4-Frame systems (the multiframe is repeated 3 times)
                                0 - 15 for E1 systems |
| Frame_Count_Load        | O                | When high, causes the Frame counter to perform a parallel load of zero, as the load data inputs of the counter should be tied to 0. |
| Frame_Count_Enable      | O                | When high, causes the Frame counter to count.                                |
| Output_Delay[7:0]       | I                | Required output delay as an integer number of data bit cycles. Note: Limited to 192 for T1 systems (R_Framer_Modes 1, 3 and 4) and to 255 for E1 systems (R_Framer_Mode 2). |
| Data_Out                | O                | The generated T1 or E1 data stream.                                         |
| R_Framer_Enable         | I                | When high, enables the Framer. When low, the framer won’t count or produce output. |
| R_Framer_Mode[2:0]      | I                | Sets the mode of the framer as follows:
                                0 0 0   disabled
                                0 0 1   T1 D4 4-frame mode
                                0 1 0   E1 mode
                                0 1 1   T1 D4 12-frame mode
                                1 0 0   T1 ESF mode |
T1E1 Framer

<table>
<thead>
<tr>
<th>Signal</th>
<th>Signal Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_Framer_G732_TS16_MF</td>
<td>I</td>
<td>When high, inserts a CAS multiframe in TS16 frame 0. When low, Signalling Idle nibbles are inserted in TS16 of all frames.</td>
</tr>
<tr>
<td>R_Framer_G733_RBS_Enable</td>
<td>I</td>
<td>Robbed Bit Signalling Enable for T1 systems. When high, enables the insertion on signalling frames in T1 systems of the Signalling Idle code as Robbed Bit Signalling into the LSB of the Data Idle code.</td>
</tr>
<tr>
<td>R_Framer_G732_CRC_Enable</td>
<td>I</td>
<td>CRC Enable for E1 systems. When high, puts a CRC word in bit 0 of TS0 of all frames (except for E bits). When low, forces bit 0 to 1 to disable CRC.</td>
</tr>
<tr>
<td>R_Framer_Data_Idle_Code[7:0]</td>
<td>I</td>
<td>Data value which will be placed in all data timeslots. D7 is the first bit transmitted in the timeslot. The bit overwritten by robbed bit signalling in a T1 system will be D0.</td>
</tr>
<tr>
<td>R_Framer_Signalling_Idle_Code[3:0]</td>
<td>I</td>
<td>Data value which will be placed in all signalling timeslots. D3 corresponds to channel A and will be used in frame 5 of a T1 system; D2 corresponds to channel B and will be used in frame 9; and so on.</td>
</tr>
<tr>
<td>Timeslot_Count[4:0]</td>
<td>O</td>
<td>Timeslot number within the current frame. It is basically the top 5 bits of the bit count. For an E1 system, the first 8 bits of each frame is timeslot 0 and the FAW signalling occurs in timeslot 16.</td>
</tr>
</tbody>
</table>

Timing Signals

Note: The T1E1 Framer also produces versions of these signals that are delayed by an integer number of data bit cycles, set through the Output_Delay input. The amount of delay is limited to 192 for T1 frames (R_Framer_Modes 1, 3 and 4) and 255 for E1 frames (R_Framer_Mode 2).
<table>
<thead>
<tr>
<th>Signal</th>
<th>Signal Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signalling_Location</td>
<td>O</td>
<td>Indicates the position of the Signalling bits. For T1 systems, this is on the last bit of each timeslot in frames 5,11,17 &amp; 23. For E1 systems, it occurs during timeslot 16 (bit count 128 - 135).</td>
</tr>
<tr>
<td>MF_Sync</td>
<td>O</td>
<td>Indicates the position of the last bit in a multiframe. For T1 systems, this is on bit 191 of the last frame: for E1 systems, it is on bit 255 of frame count 15.</td>
</tr>
<tr>
<td>FAW_Location</td>
<td>O</td>
<td>Indicates the position of the Frame Alignment Word Bit. For T1 ESF systems, this is on bit count 192 of frames 2,6,10,14,18&amp;22. For T1 D4 systems, it is on bit count 192 of frames 11,1,3,5,7&amp; 9. For E1 systems, it is on bit counts 1-7 of even frames (0, 2, ...).</td>
</tr>
<tr>
<td>A_Bit_Location</td>
<td>O</td>
<td>Indicates the position of the A Bit. For T1 D4 systems, this is on bit count 192 of frame count 10. For E1 systems, it is on bit count 2 of odd frames.</td>
</tr>
<tr>
<td>G733_M_Bit_Location</td>
<td>O</td>
<td>Indicates the position of the M or DL bits in T1 ESF systems. This is on bit count 192 of frame counts 23,1,3,5,7,9,11,13,15,17,19&amp;21.</td>
</tr>
<tr>
<td>G733_S_Bit_Location</td>
<td>O</td>
<td>Indicates the position of the FS signalling bits (D4 mode only). This is on bit count 192 of frames 0, 2, 4, 6, 8 &amp; 10.</td>
</tr>
<tr>
<td>G733_F_Bit_Location</td>
<td>O</td>
<td>Indicates the position of all the F bits (bit 192) in all frames of a T1 ESF systems.</td>
</tr>
<tr>
<td>G732_S_Bit_Location</td>
<td>O</td>
<td>Indicates the position of the S bits in E1 mode. These are on bits 3 to 7 of all odd frames.</td>
</tr>
<tr>
<td>G732_E_Bit_Location</td>
<td>O</td>
<td>Indicates the position of the E bits in E1 mode. These are on bit count 0 of frames 13 and 15.</td>
</tr>
<tr>
<td>G732_Y_Bit_Location</td>
<td>O</td>
<td>Indicates the position of the Y bits in E1 mode. This is on bit count 133 of CAS Multiframe Count 0.</td>
</tr>
<tr>
<td>G732_X_Bit_Location</td>
<td>O</td>
<td>Indicates the position of the X bits in E1 mode. These are on bit counts 132, 134 &amp; 135 of CAS Multiframe Count 0.</td>
</tr>
<tr>
<td>G732_CAS_MF_Bit_Location</td>
<td>O</td>
<td>Indicates the position of the CAS multiframe word bits in E1 mode. This is on bits 128 - 131 of CAS Multiframe Count 0.</td>
</tr>
<tr>
<td>G732_CRC_MF_Bit_Location</td>
<td>O</td>
<td>Indicates the position of the CRC multiframe bits in E1 mode. This is on bit 0 of frames 1, 3, 5, 7, 9 &amp; 11.</td>
</tr>
</tbody>
</table>
## Frame Contents

The generated frames have the following contents:

### T1 D4 Frame Structure (4 Frame)

<table>
<thead>
<tr>
<th>Bit Count</th>
<th>F_Bit</th>
<th>TS0</th>
<th>TS1</th>
<th>TS2</th>
<th>TS3</th>
<th>TS4</th>
<th>TS5</th>
<th>TS6</th>
<th>TS7</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-7</td>
<td></td>
<td>0</td>
<td>7</td>
<td>15</td>
<td>23</td>
<td>31</td>
<td>39</td>
<td>47</td>
<td>55</td>
</tr>
</tbody>
</table>

Frame 0
- FT 1
- Idle
- Idle
- Idle
- Idle
- Idle
- Idle
- Idle
- Idle

Frame 1
- FS 0
- Idle
- Idle
- Idle
- Idle
- Idle
- Idle
- Idle
- Idle

Frame 2
- FT 0
- Idle
- Idle
- Idle
- Idle
- Idle
- Idle
- Idle
- Idle

Frame 3
- FS 0
- Idle
- Idle
- Idle
- Idle
- Idle
- Idle
- Idle
- Idle

### Bit Count

<table>
<thead>
<tr>
<th>TS0</th>
<th>TS1</th>
<th>TS2</th>
<th>TS3</th>
<th>TS4</th>
<th>TS5</th>
<th>TS6</th>
<th>TS7</th>
</tr>
</thead>
<tbody>
<tr>
<td>192</td>
<td>0</td>
<td>7</td>
<td>15</td>
<td>23</td>
<td>31</td>
<td>39</td>
<td>47</td>
</tr>
</tbody>
</table>

### T1 D4 Frame Structure (12 Frame)

<table>
<thead>
<tr>
<th>Bit Count</th>
<th>F_Bit</th>
<th>TS0</th>
<th>TS1</th>
<th>TS2</th>
<th>TS3</th>
<th>TS4</th>
<th>TS5</th>
<th>TS6</th>
<th>TS7</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-7</td>
<td></td>
<td>0</td>
<td>7</td>
<td>15</td>
<td>23</td>
<td>31</td>
<td>39</td>
<td>47</td>
<td>55</td>
</tr>
</tbody>
</table>

Frame 0
- FT 1
- CH1
- CH2
- CH3
- CH4
- CH5
- CH6
- CH7
- CH8

Frame 1
- FS 0
- CH1
- CH2
- CH3
- CH4
- CH5
- CH6
- CH7
- CH8

Frame 2
- FT 0
- CH1
- CH2
- CH3
- CH4
- CH5
- CH6
- CH7
- CH8

Frame 3
- FS 1
- CH1
- CH2
- CH3
- CH4
- CH5
- CH6
- CH7
- CH8

Frame 4
- FT 1
- CH1
- CH2
- CH3
- CH4
- CH5
- CH6
- CH7
- CH8

Frame 5
- FS 1
- CH1
- CH2
- CH3
- CH4
- CH5
- CH6
- CH7
- CH8

Frame 6
- FT 0
- CH1
- CH2
- CH3
- CH4
- CH5
- CH6
- CH7
- CH8

Frame 7
- FS 0
- CH1
- CH2
- CH3
- CH4
- CH5
- CH6
- CH7
- CH8

Frame 8
- FT 0
- CH1
- CH2
- CH3
- CH4
- CH5
- CH6
- CH7
- CH8

Frame 9
- FS 0
- CH1
- CH2
- CH3
- CH4
- CH5
- CH6
- CH7
- CH8

Frame 10
- FT 1
- CH1
- CH2
- CH3
- CH4
- CH5
- CH6
- CH7
- CH8

Frame 11
- FS/BA
- CH1
- CH2
- CH3
- CH4
- CH5
- CH6
- CH7
- CH8

### Bit Count

<table>
<thead>
<tr>
<th>TS0</th>
<th>TS1</th>
<th>TS2</th>
<th>TS3</th>
<th>TS4</th>
<th>TS5</th>
<th>TS6</th>
<th>TS7</th>
</tr>
</thead>
<tbody>
<tr>
<td>192</td>
<td>0</td>
<td>7</td>
<td>15</td>
<td>23</td>
<td>31</td>
<td>39</td>
<td>47</td>
</tr>
</tbody>
</table>

### T1 D4 Frame Structure (12 Frame)

<table>
<thead>
<tr>
<th>Bit Count</th>
<th>F_Bit</th>
<th>TS0</th>
<th>TS1</th>
<th>TS2</th>
<th>TS3</th>
<th>TS4</th>
<th>TS5</th>
<th>TS6</th>
<th>TS7</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-7</td>
<td></td>
<td>0</td>
<td>7</td>
<td>15</td>
<td>23</td>
<td>31</td>
<td>39</td>
<td>47</td>
<td>55</td>
</tr>
</tbody>
</table>

Frame 0
- FT 1
- CH9
- CH10
- CH11
- CH12
- CH13
- CH14
- CH15
- CH16

Frame 1
- FS 0
- CH9
- CH10
- CH11
- CH12
- CH13
- CH14
- CH15
- CH16

Frame 2
- FT 0
- CH9
- CH10
- CH11
- CH12
- CH13
- CH14
- CH15
- CH16

Frame 3
- FS 1
- CH9
- CH10
- CH11
- CH12
- CH13
- CH14
- CH15
- CH16

Frame 4
- FT 1
- CH9
- CH10
- CH11
- CH12
- CH13
- CH14
- CH15
- CH16

Frame 5
- FS 1
- CH9
- CH10
- CH11
- CH12
- CH13
- CH14
- CH15
- CH16

Frame 6
- FT 0
- CH9
- CH10
- CH11
- CH12
- CH13
- CH14
- CH15
- CH16

Frame 7
- FS 0
- CH9
- CH10
- CH11
- CH12
- CH13
- CH14
- CH15
- CH16

Frame 8
- FT 0
- CH9
- CH10
- CH11
- CH12
- CH13
- CH14
- CH15
- CH16

Frame 9
- FS 0
- CH9
- CH10
- CH11
- CH12
- CH13
- CH14
- CH15
- CH16

Frame 10
- FT 1
- CH9
- CH10
- CH11
- CH12
- CH13
- CH14
- CH15
- CH16

Frame 11
- FS/BA
- CH9
- CH10
- CH11
- CH12
- CH13
- CH14
- CH15
- CH16

### Bit Count

<table>
<thead>
<tr>
<th>TS0</th>
<th>TS1</th>
<th>TS2</th>
<th>TS3</th>
<th>TS4</th>
<th>TS5</th>
<th>TS6</th>
<th>TS7</th>
</tr>
</thead>
<tbody>
<tr>
<td>192</td>
<td>0</td>
<td>7</td>
<td>15</td>
<td>23</td>
<td>31</td>
<td>39</td>
<td>47</td>
</tr>
</tbody>
</table>

### T1 D4 Frame Structure (12 Frame)

<table>
<thead>
<tr>
<th>Bit Count</th>
<th>F_Bit</th>
<th>T50</th>
<th>T51</th>
<th>T52</th>
<th>T53</th>
<th>T54</th>
<th>T55</th>
<th>T56</th>
<th>T57</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-7</td>
<td></td>
<td>0</td>
<td>7</td>
<td>15</td>
<td>23</td>
<td>31</td>
<td>39</td>
<td>47</td>
<td>55</td>
</tr>
</tbody>
</table>

Frame 0
- FT 1
- CH17
- CH18
- CH19
- CH20
- CH21
- CH22
- CH23
- CH24

Frame 1
- FS 0
- CH17
- CH18
- CH19
- CH20
- CH21
- CH22
- CH23
- CH24

Frame 2
- FT 0
- CH17
- CH18
- CH19
- CH20
- CH21
- CH22
- CH23
- CH24

Frame 3
- FS 1
- CH17
- CH18
- CH19
- CH20
- CH21
- CH22
- CH23
- CH24

Frame 4
- FT 1
- CH17
- CH18
- CH19
- CH20
- CH21
- CH22
- CH23
- CH24

Frame 5
- FS 1
- CH17
- CH18
- CH19
- CH20
- CH21
- CH22
- CH23
- CH24

Frame 6
- FT 0
- CH17
- CH18
- CH19
- CH20
- CH21
- CH22
- CH23
- CH24

Frame 7
- FS 0
- CH17
- CH18
- CH19
- CH20
- CH21
- CH22
- CH23
- CH24

Frame 8
- FT 0
- CH17
- CH18
- CH19
- CH20
- CH21
- CH22
- CH23
- CH24

Frame 9
- FS 0
- CH17
- CH18
- CH19
- CH20
- CH21
- CH22
- CH23
- CH24

Frame 10
- FT 1
- CH17
- CH18
- CH19
- CH20
- CH21
- CH22
- CH23
- CH24

Frame 11
- FS/BA
- CH17
- CH18
- CH19
- CH20
- CH21
- CH22
- CH23
- CH24

### Bit Count

<table>
<thead>
<tr>
<th>TS0</th>
<th>TS1</th>
<th>TS2</th>
<th>TS3</th>
<th>TS4</th>
<th>TS5</th>
<th>TS6</th>
<th>TS7</th>
</tr>
</thead>
<tbody>
<tr>
<td>192</td>
<td>0</td>
<td>7</td>
<td>15</td>
<td>23</td>
<td>31</td>
<td>39</td>
<td>47</td>
</tr>
</tbody>
</table>

### FT - Frame Alignment Word bit

### FS - Signalling Frame Alignment

(NOT to CCITT Numbering Scheme)

A, B - Robbed Bit Signalling bits

(Not to CCITT Numbering Scheme)
## T1 ESF Frame Structure

<table>
<thead>
<tr>
<th>Bit Count</th>
<th>TS0</th>
<th>TS1</th>
<th>TS2</th>
<th>TS3</th>
<th>TS4</th>
<th>TS5</th>
<th>TS6</th>
<th>TS7</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Frame 0</strong></td>
<td>DL</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 1</strong></td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
<td>CH7</td>
</tr>
<tr>
<td><strong>Frame 2</strong></td>
<td>DL</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 3</strong></td>
<td>FAW '0'</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 4</strong></td>
<td>DL</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 5</strong></td>
<td>FAW '1'</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 6</strong></td>
<td>DL</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 7</strong></td>
<td>FAW '0'</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 8</strong></td>
<td>DL</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 9</strong></td>
<td>FAW '1'</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 10</strong></td>
<td>DL</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 11</strong></td>
<td>FAW '1'</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 12</strong></td>
<td>DL</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 13</strong></td>
<td>FAW '0'</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 14</strong></td>
<td>DL</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 15</strong></td>
<td>FAW '1'</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 16</strong></td>
<td>DL</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 17</strong></td>
<td>FAW '0'</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 18</strong></td>
<td>DL</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 19</strong></td>
<td>FAW '1'</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 20</strong></td>
<td>DL</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 21</strong></td>
<td>FAW '0'</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 22</strong></td>
<td>DL</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
<tr>
<td><strong>Frame 23</strong></td>
<td>FAW '1'</td>
<td>CRC</td>
<td>CH1</td>
<td>CH2</td>
<td>CH3</td>
<td>CH4</td>
<td>CH5</td>
<td>CH6</td>
</tr>
</tbody>
</table>

**Notes:**
- DL - Data Link bit
- CRC - CRC bit
- FAW - Frame Alignment Word bit
- A,B,C,D - Robbed Bit Signalling bits
- (NOT to CCITT Numbering Scheme)

**Bit Count:**
- TS8 | 64 | 71 | 72 | 79 | 80 | 87 | 88 | 95 | 96 | 103 | 104 | 111 | 112 | 119 | 120 | 127
- TS9 | 128 | 135 | 136 | 143 | 144 | 151 | 152 | 159 | 160 | 167 | 168 | 175 | 176 | 183 | 184 | 191

November 10, 2000
Related Information

Copyright Information
The T1E1 Framer module and associated files are proprietary, confidential information of Mentor Graphics Corporation. It is distributed by Xilinx, Inc. under license from Mentor Graphics Corporation and may only be used, copied and/or disclosed according to the terms of a valid license agreement with Xilinx, Inc.

Assumed Knowledge
It is assumed that the user is familiar with all aspects of HDL-based design flows from component instantiation in either Verilog or VHDL (and all other aspects of Verilog/VHDL syntax) to HDL simulation using test benches and script-based synthesis.

It is also assumed that the user is familiar with the relevant telecommunication standards.

Installation Guidelines
To install the T1E1 Framer design into the Xilinx Core Generator, copy the whole of the delivered directory structure to your $XILINX/coregen/ip/xilinx directory.

Then call up Core Generator and ensure that the Mentor Graphics T1E1 Framer module is listed among the Communications & Networking/Telecommunications modules.

This will give you a $XILINX/coregen/ip/xilinx/t1e1_framer directory (hereafter referred to as your T1E1 Framer product directory). The detailed structure of the delivered files is described in the readme text file included in your T1E1 Framer product directory.

Note: While the cores based on Xilinx components can be generated in the same area as the source files, you are strongly recommended to create your project directory in a separate location. Similarly, if you want to use the supplied Chip Example, you should copy them out of the Core Generator tree before working on them.

Component Instantiation
The T1E1 Framer module may be included in user designs by instancing the module as a component.

Example declarations showing all the I/O port names are included in the templates provided in the virtex/templates directory within your T1E1 Framer product directory. The example VHDL declaration is provided in the

<table>
<thead>
<tr>
<th>T50</th>
<th>T51</th>
<th>T52</th>
<th>T516</th>
<th>T517</th>
<th>T518</th>
<th>T521</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

E1 Frame Structure (12 Frame)

Frame 0
- Frame Alignment Word bit

Frame 1
- Frame Alignment Word bit

Frame 2
- Frame Alignment Word bit

Frame 3
- Frame Alignment Word bit

Frame 4
- Frame Alignment Word bit

Frame 5
- Frame Alignment Word bit

Frame 6
- Frame Alignment Word bit

Frame 7
- Frame Alignment Word bit

Frame 8
- Frame Alignment Word bit

Frame 9
- Frame Alignment Word bit

Frame 10
- Frame Alignment Word bit

Frame 11
- Frame Alignment Word bit

Frame 12
- Frame Alignment Word bit

Frame 13
- Frame Alignment Word bit

Frame 14
- Frame Alignment Word bit

Frame 15
- Frame Alignment Word bit

Related Information

Copyright Information
The T1E1 Framer module and associated files are proprietary, confidential information of Mentor Graphics Corporation. It is distributed by Xilinx, Inc. under license from Mentor Graphics Corporation and may only be used, copied and/or disclosed according to the terms of a valid license agreement with Xilinx, Inc.

Assumed Knowledge
It is assumed that the user is familiar with all aspects of HDL-based design flows from component instantiation in either Verilog or VHDL (and all other aspects of Verilog/VHDL syntax) to HDL simulation using test benches and script-based synthesis.

It is also assumed that the user is familiar with the relevant telecommunication standards.

Installation Guidelines
To install the T1E1 Framer design into the Xilinx Core Generator, copy the whole of the delivered directory structure to your $XILINX/coregen/ip/xilinx directory.

Then call up Core Generator and ensure that the Mentor Graphics T1E1 Framer module is listed among the Communications & Networking/Telecommunications modules.

This will give you a $XILINX/coregen/ip/xilinx/t1e1_framer directory (hereafter referred to as your T1E1 Framer product directory). The detailed structure of the delivered files is described in the readme text file included in your T1E1 Framer product directory.

Note: While the cores based on Xilinx components can be generated in the same area as the source files, you are strongly recommended to create your project directory in a separate location. Similarly, if you want to use the supplied Chip Example, you should copy them out of the Core Generator tree before working on them.

Component Instantiation
The T1E1 Framer module may be included in user designs by instancing the module as a component.

Example declarations showing all the I/O port names are included in the templates provided in the virtex/templates directory within your T1E1 Framer product directory. The example VHDL declaration is provided in the
t1e1_framer.vho file. The example Verilog declaration is provided in the t1e1_framer.veo file.

Compilation Guidelines

An example compilation script is provided as the file xilrun.cmd (for Unix)/xilrun.bat (for DOS) in the virtex/chip_example/xilinx_run directory within your T1E1 Framer product directory. These example compilation scripts process the example chip-level EDIF netlist provided alongside the xilrun.cmd and xilrun.bat files for a range of Xilinx implementation tools (ngdbuild, map and par) and the ‘trce’ timing report generation tool.

Synthesis Guidelines

For synthesis, the core should be declared as a ‘black box’ which will then be incorporated into your design during the translation stage of the synthesis process (provided the relevant netlist file can be found on the search path).

An unpadded EDIF description of the core may be found as an .edn file in the virtex/implement directory within your T1E1 Framer product directory. Use this netlist along with the appropriate snippets from the t1e1_framer.vho/.veo files to integrate the T1E1 Framer into your design.

An example .ucf constraints file may be found in the virtex/chip_example/xilinx_run directory.

Simulation Guidelines

HDL test benches for use with the VHDL/Verilog descriptions of the core are provided, together with functional and post-layout simulation models and example compile-and-simulate scripts for use under ModelSim.

The functional simulation models are provided in the virtex/func_sim directory. Use the code snippets in the .vho/.veo template file to integrate these functional models into the functional simulation model for your design.

The post-layout simulation models, test benches and compile-and-simulate scripts are provided in the virtex/chip_example/verilog/vhdl directory, together with SDF files containing timing information. Each of these directories contains a modelsim.do file which runs the simulation test bench under ModelSim.

Test Bench and Test Data

The provided test benches do the following:

- Instantiate the core
- Generate input test vectors and apply them to the core
- Compare the output with expected ‘golden’ results
- Test the operation of reset and confirm that the expected values are selected
- Flag any mismatch between the actual output and the expected result of the simulation

Libraries

For simulation, it is assumed that the Xilinx-supplied ‘simprims’ and ‘unisims’ libraries have been compiled for use under ModelSim and stored in the $XILINX/verilog/vhdl/mti directory. Using the Xilinx-supplied Perl scripts will cause the correct libraries to be compiled.

Ordering Information

Xilinx LogiCORE modules are provided under Xilinx LogiCORE standard license agreement. For price and availability information, please contact your local Xilinx Sales Representative.