



#### **DSS Distributed Sample Scrambler**

January 10, 2000



# CSELT S.p.A

Via G. Reiss Romoli, 274 I-10148 Torino, Italy Phone: +39 011 228 7165 +39 011 228 7003 Fax: E-mail: viplibrary@cselt.it URL: www.cselt.it

#### Features

- Supports Spartan, Spartan<sup>™</sup>-II, Virtex<sup>™</sup>, and Virtex<sup>™</sup>-E devices
- Distributed sample scrambler for cell based data transmission
- Customizable VHDL source code available, allowing • generation of different netlist versions
- Can implement ITU-T I.432 scrambler for standard 53 bit ATM cells
- · Can implement custom scrambler for proprietary format ATM cells
- Customized testbench for pre- and post-synthesis verification supplied with the module
- . Core customization:
  - 8/16 bits interface data width
  - ATM cell length
  - ATM cell header length and position
  - Feedback and output polynomials of the scrambling sequence generator
  - -Reset value of the scrambling sequence generator

# **Applications**

· Physical layer ATM circuits

**Product Specification** 

AllianceCORE™ Facts			
Core Specifics <sup>1</sup>			
Supported Family	Spartan	Virtex	
Device Tested	S05-3	V50-6	
CLB Slices <sup>2</sup>	65 71		
Clock IOBs	1 1		
IOBs <sup>3</sup>	23	23	
Performance (MHz)	51	104	
Xilinx Tools	M1.5i/M2.1i	M1.5i/M2.1i	
Special Features	None	None	
Provided with Core			
Documentation		User Manual	
Design File Formats	EDIF netlist, XNF netlist,		
	VHDL sou	rce available extra	
Constraints File	TOP_DSS_nl.ncf		
Verification	VHDL testbench		
Instantiation		VHDL, Verilog	
Templates			
Reference Designs &		None	
Application Notes			
Additional Items		None	
Simulation Tool Used			
Synopsys VSS			
Support			

Design and customization support provided by CSELT

Notes:

- 1. Data refer to the following customization:
  - 8-bit interface
  - 53 byte ATM cell
  - ATM cell header from byte 1 to 5 inclusive
  - Scrambling sequence generator with: feedback polynomial =  $x^{31}+x^{28}+1$ ; output polynomial =  $x^{31}+x^{28}$ ; reset value = 1
- 2. Utilization numbers for Virtex are in CLB slices
- 3. Assuming all core I/Os are routed off-chip




Figure 1: DSS Block Diagram

#### **General Description**

The Distributed Sample Scrambler (DSS) core encodes a cell-based stream by modulo-2 addition of the cell bits with a pseudo-random sequence. This core is the companion of Distributed Sample Descrambler (DSD) core, which decodes a scrambled ATM cell stream by modulo-2 addition of the cell bits with a pseudo-random sequence identical to, and synchronized with the sequence used by the scrambler for encoding the stream.

To allow synchronization of the descrambler to the scrambler, samples of the scrambling sequence are sent from the DSS to the DSD. In this implementation two sequence samples, taken at half-cell distance, are carried by the two most significant bits of the Header Error Correction (HEC) field of each ATM cell. While acquiring synchronization, the descrambler compares each received sample to its locally generated counterpart, and performs a correction of the descrambling sequence generator state whenever the two samples differ. After synchronization has been acquired, sample comparison continues for verification purposes, but no further generator state correction is performed.

The Absolute Maximum ratings, Operating Conditions, DC Electrical Specifications and Capacitances depend on the Xilinx device selected for implementation and can be retrieved from the corresponding Xilinx datasheet.

## **Functional Description**

The internal architecture of the DSS core is shown in Figure 1. A brief description of the operation of each module is given below.

# Scrambling Sequence Shift Register Generator

The Scrambling Sequence Shift Register Generator (SRG) generates the scrambling sequence for the input data stream. The generator composed of a linear feedback shift register with customizable length, feedback logic and output generation logic, produces one scrambling sequence word per clock cycle.

# Scrambling Sequence HEC Computation Logic

The Scrambling Sequence HEC Computation Logic computes the Header Error Control codeword corresponding to the cell header scrambling sequence. The computed codeword is forwarded to the Data Scrambling Logic.

#### **Data Scrambling Logic**

The Data Scrambling Logic selects the appropriate scrambling data and generates output data as the modulo-2 sum of scrambling data and input data. The selected scrambling data is the scrambling sequence data from the Scrambling Sequence SRG for every cell byte excluding the HEC. For the HEC byte, the selected scrambling data is the HEC CRC of the header scrambling data sequence (from the scrambling sequence HEC Computation Logic block). Also, the appropriate two bit samples of the scrambling sequence are added modulo-2, to the two most significant bits of the result.

#### **Pinout**

The pinout of this core has not been fixed to a specific FPGA I/O allowing flexibility with a user's application. Signal names are shown in the block diagram in Figure 1 and described in Table 1.

### **Core Modifications**

CSELT provides netlist customized to user's requirements. The DSS source code core is parametric. Parameters shown in Table 2 are implemented as a set of generics in the synthesizable VHDL source code of the core. Parameters allow the user to specify some architectural and functional features of the synthesized core netlist, so as to adapt it to a specific design or application.

#### **Verification Methods**

Extensive functional (pre-synthesis) and timing (post-synthesis) simulation has been performed for different values of the core parameters, using the Synopsys VSS simulator. Simulation scenarios (including data and command files) and parametric test bench used for design verification are provided with the core.

The parametric testbench is composed of a programmable ATM cell generator. The generated cell stream is customized; cell generation commands are read from a text file. Cell stream customizability includes header data, (random or user-defined), payload data (random, counter, fixed or user-defined), period and size of transmission holes, error injection (data errors, cell length errors).

# Recommended Design Experience

Experience with the Xilinx design flow and ATM transmission system design is recommended to the users of the netlist version of the core. For the source code version, users should be familiar with the Synopsys FPGA synthesis tools (VHDL Compiler, FPGA Compiler) and simulator (VSS).

#### Table 1: Core Signal Pinout

Signal	Signal Direction	Description	
Input Interface			
PBCLK_IN	Input	Data clock	
PBDATA_IN[7:0]	Input	Data input; 8/16 bits port size depending on the DMODE ge- neric	
PBDMASK_IN	Input	Data mask	
PBCS_IN	Input	Start of cell flag	
Output Interface			
PBCLK_OUT	Output	Data clock	
PBDATA_OUT[7:0]	Output	Data output; 8/16 bits port size depending on the DMODE ge- neric	
PBCS_OUT	Output	Start of cell flag	
PBDMASK_OUT	Output	Data mask	
Control and Status Ports			
N_PBRST	Input	Reset	
SCRDIS	Input	Scrambler disable	

#### Table 2: Core Parameters (VHDL Generics)

Parameter	Description
DMODE	Data transfer mode (8/16 bit)
NBYTES	ATM cell size (in bytes)
HECFIRST	First cell byte covered by the HEC field
HECLAST	Last cell byte covered by the HEC field (also, HEC field byte)
SRGDEG	Degree of the SRG feedback polynomi- al
SRGPOL	Binary coefficients of the SRG feedback polynomial
SRGRVAL	SRG reset value
SCRPOL	Binary coefficients of the scrambling se- quence generation polynomial

### **Available Support Products**

A copy of the ITU-T Recommendation I.432 *B\_ISDN User-Network Interface – Physical Layer Specification* can be purchased from the International Telecommunication Union. Contact:

International Telecommunication Union Sales and Marketing Service Place des Nations CH -1211 Geneva 20, Switzerland Phone: +41 22 730 6141 Fax: +41 22 730 5194 E-mail: sales@itu.int URL: www.itu.int/publications

### **Ordering Information**

The DSS core is provided under license by CSELT S.p.A. for use in Xilinx programmable logic devices. Please contact CSELT S.p.A. for information about pricing, terms and conditions of sale.

CSELT S.p.A. reserves the right to change any specification detailed in this document at any time without notice, and assumes no responsibility for any error in this document.

All trademarks, registered trademarks, or servicemarks are property of their respective owners.

#### **Related Information**

#### Xilinx Programmable Logic

For information on Xilinx programmable logic or development system software, contact your local Xilinx sales office, or:

Xilinx. Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com

For general Xilinx literature, contact:

Phone: +1 800-231-3386 (inside the US) +1 408-879-5017 (outside the US)

E-mail: literature@xilinx.com

For AllianceCORE<sup>™</sup> specific information, contact:

- Phone: +1 408-879-5381
- E-mail: alliancecore@xilinx.com
- URL: www.xilinx.com/products/logicore/alliance/ tblpart.htm



DSS Implementation Request Form

To: CSELT S.p.A. FAX: +39 011 228 7003 E-mail: viplibrary@cselt.it

CSELT configures and ships Xilinx netlist versions of the DSS core customized to your specification. Please fill out and fax this form so that CSELT can respond with an appropriate quotation that includes performance and density metrics for the target Xilinx FPGA.

#### Implementation Issues

Data transfer mode (8 bit / 16 bit):

- 2. Cell size (bytes):
- 3. First cell byte covered by the HEC:
- 4. HEC byte position:
- 5. SRG feedback polynomial:

From:	
Compa	iny:
Addres	s:
	ate,Zip:
Countr	y:
Phone:	
FAX:	
E-mail:	
_	
	ess Issues
	ate timescales of requirement:
	_ date for decision
	_ date for placing order
	_ date of delivery
	cate your area of responsibility:
	_ decision maker
	_ budget holder
	_ recommender
	a budget been allocated for the purchase? No
	t volume do you expect to ship of the product tha
will use	e this core?
5. Wha	t major factors will influence your decision?

- \_\_\_\_\_ customization
- \_\_\_\_\_ testing
  - \_\_\_\_\_ implementation size

6. SRG reset value:

- 6. Are you considering any other solutions?
- 7. Scrambling sequence generation polynomial:
- 8. Reset mode (sync/async):