

Using the CORE Generator System

Introduction

Discoveries on the Xilinx CORE Generator System™ and the Xilinx IP Core offerings is provided as a summary of products that relate to the realization of Virtex-5 designs. For more detailed and complete information consult the CORE Generator Guide, which can be downloaded from the Xilinx online documentation to the Xilinx software installation, or visit us on the Web under the heading of “Design Entry Tools” at <http://www.xilinx.com/products>.

The CORE Generator System

The Xilinx CORE Generator System is the underlying architecture, and delivery vehicle for IP cores targeted to Virtex-5 FPGAs. This tool is included with all Xilinx Foundation, Foundation Pro, and MicroBlaze software packages. The CORE Generator provides a comprehensive set of ready-made IP implementations in compliance with single-vendor standards, such as VHDL, Verilog, and synthesis toolsets, facilitating their use within traditional implementation flows. It can be deployed independently by users, by vendor-only type. Performance metrics are provided, which increase the predictability in detail.

The CORE Generator User Interface has direct links to Xilinx web support pages, such as the Xilinx IP Center and Xilinx Technical Support, making it very easy to access the latest Virtex-5 IP releases and participate up to date specifications and information on technical issues. See [Figure 3-134](#) links to partner IP providers who describe their implementations. Go to further subpages supplied. Xilinx CORE Generator is the next section.

The use of CORE Generator IP cores in your Virtex-5 designs enables you to study your design flow, and at the same time helps you to realize high-level performance and area efficiency without any special knowledge about the Virtex-5 architecture. The IP cores achieve these high levels of performance and high density by using the Xilinx SmartIP™ technology.



Figure 3-134: CORE Generator User Interface

Smart IP Technology

SmartIP technology leverages Silicon IP Co's advanced license, such as look-up tables (LUTs), distributed RAM, segmented routing and floor planning information, as well as additional location constraints and output logic mapping to optimize the performance of every configuration to achieve Silicon IP Co's design. In the context of Ultra-Flex™ Smart IP Technology includes the use of the specialized performance Ultra-Flex architectural system, such as multi-bit shift registers, three memory shift registers looking tables (MUTs), and special table look streams.

SmartIP technology delivers

- Physical system optimized for high performance
- Predictable high performance and efficiency across utilization
- Reduced power requirements through compact design and transceiver minimization
- Performance independent of device size
- Ability to use multiple cores without degradation of performance
- Reduced complexity from user computing architecture

COSE Generator Design Flow

A high diagram of the COSE Generator design flow is shown in [Figure 2-116](#).



Figure 2-116 COSE Generator Design Flow

Note:

1. The outputs produced by the COSE Generator consist of an implementation folder, and optionally, a compiled system and COSE output file.

Core Types

Parameterized Cores

The COSE Generator System supplies a wide assortment of parameterized IP cores that can be customized to meet specific Ultra-Flex design needs and use constraints. See [Figure 2-117](#) for more parameterized cores. The COSE Generator System supplies:

- An accelerated COSE implementation method (COSE)

- Automated Verilog or VHDL behavioral simulation models (i.e., HDL)
- Verilog or VHDL templates (HDL, VHDL)
- Automation of low-level schematic capture

The HDL implementation option is useful for filter tools to implement the user. The other design files generated depend on the design library settings you specify (target cell vendor, and design flow type – behavioral or HDL).

The parametric HDL simulation models are provided in two separate HDL simulation libraries called `libsim1` and `libsim2`, which are included as part of the filter implementation user for Verilog behavioral simulation support, and the other for VHDL behavioral simulation support:

`libsim1` \verilog\user\libsim1\cell.lib

`libsim1` \vhd\user\libsim1\cell.lib



Figure 3-106: AutoCustomization Wizard - User Parameterization Core

If using a sample simulation flow, filters must be generated before performing a functional simulation of the core. An analysis, orderfile describing the required sample values of these models is included with each `libsim1` library, one for Verilog (`verilog_analysis_order`) and one for VHDL (`vhd_analysis_order`).

For an HDL design flow, Verilog and VHDL templates (HDL and HDL) files are also provided to facilitate the integration of the user into the design for the purposes of functional simulation synthesis, and implementation. The HDL template file for a particular core always contains parametric values to be automatically generated, parametric behavioral model for that core in the `libsim1` variable library. The constant parameter values are used to define the behavior of the synthesized core.

A sample VHDL template is as follows:

- ```
-- User: user core that uses components upper
-- user: the top-level entity declaration in your HDL
-- Design: --
--lib_sim1
entity user is

```

```
for instrument_code (reg_sigs)
- use reg_sigs;
- Note: this case that this statement appears
- in the architecture needs to give this message...
- use reg;
message abort;
quit ();
4. do not use sig_instrument abort ();
5. do not sig_instrument() abort ();
6. do not sig;
7a. do not sig;
7b. do not sig;
7c. do not sig;
7d. do not sig;
8. do not sig_instrument abort ();
and complete;
- use reg_sigs;
- Note: this case that this statement appears
- in the architecture body in your VLSI design.
- maintaining your test hardware test cases there.
- do not forget to change the test cases in the test reg
- to your test design's test cases --- use reg;

your_instrument_code -- extract your reg ();
1 -- 1;
2 -- 2;
3 -- 3;
4 -- 4;
5 -- 5;
6 -- 6;
7 -- 7;
8 -- 8;
- use reg_sigs;
- Note: this case that this test appears
- within the reg_sigs test apparatus body in your test.
- design, test design.
-
- extracted the sig_sig of reg_sigs to
- the reg_sigs;
- design: test case
- end use;
- end sig_sig;
-
- use reg;
for use -- extract use setting
@ instrument_code (instrument);
quit ();
sig_instrument_code;
quit ();
end use;
- use reg_sigs;
```

**Note**

1. Note that the necessary values in the architecture body of the message ("signal" + "sig" + "sig\_instrument") are passed to generate the output instructions for these tests in the values of the "sig" and "sig\_instrument" variables in the values of the variables listed at [Instrumentation and Testing](#).

Abstracted from the generated values is a schematic design flow specification for the project.

### Fixed-Field Cores

The other type of fixed-field cores provided by the COMSOL Connector is described in the next section. These are generic, non-parameterized designs that are shipped with the following:

- A full COMSOL implementation reflecting a request to use realistic material models (e.g., JEM) and JEM templates
- Non-parameterized 3D and 2D behavioral simulation models
- Material model support

Examples include the 3D JEMs (2D) and most JEMs (COMSOL).

Since the JEM behavioral models for fixed-field cores are not parameterized, the corresponding JEM and 2D templates have an unpopulated design sheet that they do not need to pass containing parameter values to a library behavioral model.

## 3.3.3 Xilinx IP Solutions and the IP Center

The COMSOL Connector works in conjunction with the Xilinx IP Center as described in this section to provide the latest IP and software updates. To make the most of this feature, Xilinx highly recommends that customers starting designs should do a quick search of the Xilinx IP Center (<https://www.xilinx.com/ipcenter>) to see whether there already are ready-made core solutions available.

The complete Xilinx core library resides on the IP Center web customer self-service:

- LogicCOREs
- AdvancedCOREs
- Behavioral Designs

When installing the COMSOL Connector software, the designer gets installation access to a core of core supplying the LogicCORE Program. In addition, instructions for all AdvancedCORE products and for additional, separately licensed advanced-function LogicCORE products are also available. Access and updates to the IP Center are achieved by the COMSOL Connector; they can be downloaded from the IP Center and added to the COMSOL Connector catalog.

### LogicCORE Program

LogicCORE products are designed, built, licensed, and supported by Xilinx. LogicCORE products include a wide selection of generic, parameterized functions such as counters, adders, multipliers, and memory cores which are installed with the Xilinx COMSOL Connector software at no additional cost to licensed software customers. System-level cores, such as PCI Host Interfaces, nMPC/M (FPGA), PCN/PCN, and other types of connectors, are also available as optionally separately licensed products. Probably, the most common application of the COMSOL Connector is to use a quality-gateway Xilinx JEMs and distributed memories. A more detailed listing of available Xilinx IP LogicCOREs is available at <https://www.xilinx.com>.

Types of IP currently offered by the Xilinx LogicCORE program include:

- Basic Elements: logic gates, registers, multiplexers, adders, multipliers.
- Communications and Networking: nMPC/M modules, FPGAs controllers, nMPC building blocks.
- DSP and Xilinx Image Processing: cores ranging from small building blocks (e.g., Waveform Builder) to large system-level functions (e.g., JEM Filters and FFTs).
- System Logic Architectures: adders, subtractors, comparators, multipliers, integrators, and system and parameter functions (qualified delay elements, single and dual-port distributed, and multi-ported RAM blocks, multiplexers and registers, nMPCs).
- Standard Bus Interfaces: PCI (or PCIe) to nMPC, nMPC to nMPC, nMPC to nMPC, and nMPC to nMPC functions.

### Altera/COSE Program

The Altera/COSE program is a cooperative effort between Altera and third party IP developers to provide additional systems-on-IP cores optimized for Altera FPGAs. In order to attain a high level of quality, Altera/COSE products are implemented and verified in Altera devices as part of the verification process.

Altera develops relationships with Altera/COSE partners who are complementary to Altera FPGA/COSE products offering. When Altera does not offer a logic/COSE core, a particular function, Altera partners with an Altera/COSE partner to offer that function. A large percentage of Altera/COSE partners have an industrial or communications application, as well as process and process peripheral design.

Together, Altera and its Altera/COSE partners are able to provide an extensive library of Altera systems for design partners. Altera/COSE includes commercial cores which can be configured event-ready or within fixed configuration requirements and specific applications. In many cases, partners can provide cores customized to meet the specific design needs of the primary offering, as well as the requirements. Additionally, cores can be customized to meet an other available from the partners or additional core for those who need maximum flexibility.

The Altera/COSE and Altera/COSE IP cores allow the user to leverage the expertise of experienced designers who are well-versed in optimizing designs for Altera IP and other Altera architecture. This enables the designer to obtain the highest performance and timing in the target Altera device without extra time or cost.

### Reference Designs

Altera also offers an assortment of Reference Designs on its corporate web page. These designs are application applications, usually with supporting design files. They are extremely valuable to customers who are looking for guidance in designing their systems and are often focused on creating points for implementing a fixed operational complex or complex functions in Altera programmable logic.

Reference designs are supplied free of charge by Altera with a limited level of support or support for the hardware architecture design strategy for Virtex-II and other Altera FPGAs. Refer to [www.altera.com/resources/fpga/cores/index.jsp](http://www.altera.com/resources/fpga/cores/index.jsp).

### Design/Reuse Tools

To facilitate the writing and sharing of IP created by Altera individuals and workgroups within a company, Altera offers the IP-Capture Tool. The IP-Capture Tool helps you integrate your reusable IP into the Altera design environment. A standard Altera core may be reconfigured, distributed using the Altera/COSE Generator. A core can take the form of a synthesizable VHDL or Verilog file or a configuration set within a core file produced by the IP-Capture Tool and installed in the COSE Generator. The "system" core can be shared with other designers within a company through an internal network. The IP-Capture Tool is supplied as a separate utility through the Altera IP-Center.

## COSE Generator Summary

The COSE Generator offers a complete coding of IP including behavioral models, synthesis scripts, and models with performance generated by Altera Core IP technology. It is complementary for Logic/COSE products from Altera, Altera/COSE products from Altera partners, and IP support. Design files are normally developed in Altera/COSE products or automatically updated to support Altera/COSE products, such as Virtex-II. The most current IP updates are available from the Altera IP-Center.

Utilizing the COSE Generator library of programmable cores, designed by Altera for Altera FPGAs, the designer can enjoy the rich catalog of design cores, including hard core to market and lower cost solutions.

For more information, visit the Altera IP-Center at [www.altera.com/ipcenter](http://www.altera.com/ipcenter).

## White-Box Core Support

A partial listing of core capabilities from ESDesign's WhiteBox For example, a listing of White-Box, can be found in the White-Box Coreworks page at [www.esdesign.com](http://www.esdesign.com)

Table 3-11: White-Box Core Support

| Core Type (Performance/Features)         | Features                                                                                                                       | Input Data Items                                    | Output Data Items | Word Length | Number of |
|------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------|-------------------|-------------|-----------|
| <b>Basic Elements</b>                    |                                                                                                                                |                                                     |                   |             |           |
| Combinational circuit core (F)           | Multi-bit (2, 4, 8, 16, 32, and 64 combinations)<br>Supports assigned or 0s complement approximations                          | 1...64 bits                                         | 1                 | 16, 32      | 1         |
| Binary Counter circuit core (F)          | Up, Down, or Up/Down Counters<br>Count Bits                                                                                    | Countdown<br>1...64 bits                            | 1...64 bits       | 16, 32      | 1         |
| Binary Decoder circuit core (F)          | Generate One Bit Output from Binary-encoding input data outputs                                                                | 1...64 bits                                         | 1...64 outputs    | 16, 32      | 1         |
| Zero Complement circuit core (F)         |                                                                                                                                | 1...32 bits                                         | 1...32 bits       | 16, 32      | 1         |
| Bit Gate circuit core (F)                | AND, OR, NAND, OR, NOR, XOR, and XNOR<br>Input connections made                                                                | 1...64 bits                                         | 1                 | 16, 32      | 1         |
| Bit Gate circuit core (F)                | 1...64 input lines<br>AND, OR, NAND, OR, NOR, XOR, XNOR, Inverter or Inverter                                                  | 1...64 bits                                         | 1...64 bits       | 16, 32      | 1         |
| Bit-Not Gate circuit core (F)            | Combinational AND, NAND, OR, NOR, XOR, and XNOR gate where either a gate with a single control bit<br>Input connections made   | 1...64 bits                                         | 1...64 bits       | 16, 32      | 1         |
| Bit-Flipped Multiplexer circuit core (F) | See comments in the notes                                                                                                      | 1...64 bits                                         | 1...64 bits       | 16, 32      | 63        |
| Bit-Flipped Multiplexer circuit core (F) | See comments in the notes                                                                                                      | 1...64 bits                                         | 1...64 bits       | 16, 32      | 63        |
| Bit Multiplexer circuit core (F)         | See comments in the notes                                                                                                      | 1...64 bits with inputs,<br>1...2 bit select inputs | 1                 | 16, 32      | 1         |
| Bit Multiplexer circuit core (F)         | 1...32 input lines                                                                                                             | 1...32 bits                                         | 1...32 bits       | 16, 32      | 1         |
| <b>Multi-Function</b>                    |                                                                                                                                |                                                     |                   |             |           |
| Accumulator core core (F)                | Add, Subtract and add, subtract accumulators<br>Supports feedback wiring<br>Support for adding or subtracting a constant value | 1...32 bits                                         | 1...32 bits       | 16, 32      | 1         |

Table 2.1: Worksheet-Form Support (Continued)

| Form Type (Performance/Status)                    | Features                                                                                                                                  | Input Data Status                                | Output Data Status     | Word Length    | SmartTag |
|---------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|------------------------|----------------|----------|
| Add/Remove Worksheet (F)                          | Add, Remove and Add, Remove Functions<br>Add worksheet comment ribbon                                                                     | 2 - 1, 256 bits<br>24 - 1, 256 bits              | 1 - 256 bits           | 16, 32         | Y        |
| Compare                                           | Worksheet Ribbon: Insert, Delete Rows                                                                                                     | -                                                | -                      | -              | -        |
| Completion                                        | Worksheet Ribbon: Insert                                                                                                                  | -                                                | -                      | -              | -        |
| Divide Worksheet (F)                              | Worksheet - new worksheet 1, 4 & worksheet<br>Cells and/or Insertion 1/4 operation<br>Worksheet: Insert/Worksheet                         | Worksheet 1 - 256 bits<br>Worksheet 2 - 256 bits | Worksheet 1 - 256 bits | 16, 32         | N        |
| Multiply Worksheet (F)                            | Worksheet: Insert, Worksheet: Insert<br>Worksheet: Insert, Worksheet: Insert<br>Worksheet: Insert, Worksheet: Insert                      | 1 - 256 bits                                     | 1 - 256 bits           | 16, 32         | Y        |
| Multiply Worksheet                                | Worksheet: Insert, Worksheet: Insert<br>Worksheet: Insert, Worksheet: Insert                                                              | -                                                | -                      | -              | -        |
| <b>Worksheet and Range Features</b>               |                                                                                                                                           |                                                  |                        |                |          |
| Excel Part Book Memory Worksheet (F)              | Excel and Range, Excel Only (Excel) and Range Only (Range)<br>"Excel Below Only", "Excel Above Only", or "No Excel on Side" Time Modes    | 1 - 256 bits                                     | 1 - 256 bits           | 2 - 256 words  | N        |
| Excel Part Book Memory Worksheet (F)              | Excel worksheet, or Excel Only (Excel) and Range Only (Range)<br>"Excel Below Only", "Excel Above Only", or "No Excel on Side" Time Modes | 1 - 256 bits                                     | 1 - 256 bits           | 2 - 256 words  | N        |
| Excel Part Book Memory Worksheet (F)              | Excel Only, Excel Only, Excel Only or Excel Part Book, (Excel) or Excel Part Book                                                         | 1 - 256 bits                                     | 1 - 256 bits           | 24 - 256 words | Y        |
| <b>Clipboard, Ribbon, and Popularity Features</b> |                                                                                                                                           |                                                  |                        |                |          |
| Clipboard Part Book Memory Worksheet (F)          |                                                                                                                                           | 1 - 256 bits                                     | 1 - 256 bits           | 16, 32         | Y        |
| Clipboard Part Book Memory Worksheet (F)          |                                                                                                                                           | 1 - 256 bits                                     | 1 - 256 bits           | 16, 32         | Y        |
| Clipboard Part Book Memory Worksheet (F)          |                                                                                                                                           | 1 - 256 bits                                     | 1 - 256 bits           | 16, 32         | Y        |



Table 3.1: VHDL-RT Core Support (Continued)

| Core Type (Performance/Scale)                              | Features                                                                                                                                                                                                                                                                        | Input Data Width                                                                                             | Output Data Width                           | Word Depth     | Event #/P |
|------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------|---------------------------------------------|----------------|-----------|
| MMIO-based Core<br>System Architecture (P)                 | MMIO-based architecture                                                                                                                                                                                                                                                         | 1 - 32 bits                                                                                                  | 1 - 32 bits                                 | 1 - 1024 words | 1         |
| Event Management Technology                                |                                                                                                                                                                                                                                                                                 |                                                                                                              |                                             |                |           |
| 64/32 Decoder<br>Arithmetic Core (P)                       | Supports modeling of arithmetic logic operations (see number limits in Table 3.1) and operations (e.g. "R") (operations are with bit operations)<br>Fully synchronous operation and modeling of "floating delays"                                                               | 64 bits                                                                                                      | 64 bits                                     | 64, 128        | 1         |
| 64/32 Decoder<br>Arithmetic Core (P)                       | Arithmetic operations (e.g. bit operations and non-associating "R") (see Eventing table usage restrictions below, if supported)<br>Fully synchronous operation and modeling of "floating delays"                                                                                | 64 bits                                                                                                      | 64 bits                                     | 64, 128        | 1         |
| Digital Signal Processing                                  |                                                                                                                                                                                                                                                                                 |                                                                                                              |                                             |                |           |
| Operational Amplifier<br>64/32 Core<br>Arithmetic Core (P) | 1 - 1024 taps<br>1 - 8 channels<br>1 - 32 bit coefficients<br><br>Includes:<br>- delay line<br>- add/sub<br>- filter coefficients<br>- integrator<br>- polyphase decimating<br>- polyphase interpolating<br>- half-band decimating, and<br>- full-band decimating/interpolating | 1 - 32 bits                                                                                                  | Full precision                              | 64, 128        | 64        |
| Complex FFT<br>Arithmetic Core                             | 1024 pts, 64 pt, 32 pt, and 16 pt forward and inverse transforms<br>Complement complex data                                                                                                                                                                                     | 64 bit real and 64 bit imaginary components                                                                  | 64 bit real and 64 bit imaginary components | 64, 128        | 1         |
| Multiple Transmitters<br>(MIM)                             | Variable<br>Constant Coefficient, or<br>Dynamic Constant Coefficient<br>continuous or pipelined                                                                                                                                                                                 | a) 1 - 32 bits (constant)<br>1 - 32 bits (dynamic)<br><br>b) 1 - 32 bits (constant)<br>1 - 32 bits (dynamic) | 1 - 32 bits                                 | 64, 128        | 1         |

## Table 2.1: ESP8266 Pin Support (Continued)

| Core Type (Performance/Price) | Features                                                                | Input Pins (MHz) | Output Pins (MHz) | Word Length     | Memory (M)    |
|-------------------------------|-------------------------------------------------------------------------|------------------|-------------------|-----------------|---------------|
| Notes:                        |                                                                         |                  |                   |                 |               |
| Asynchronous DRAM (16/32/64)  | Block or distributed memory implementation<br>Independent clock domains | 1 - 20 MHz       |                   | 32, 64bit words | 1             |
| Synchronous DRAM (16/32/64)   | Global on-chip memory implementation                                    | 1 - 20 MHz       |                   | 64 - 128 words  | 48000 - 81920 |

Also, LogCOREs in the below log categories are in development:

- Digital Signal Processing cores such as the Cortex-M4 DSP and DSD
- Communications and Networking cores, such as Wi-Fi/BT/Bluetooth and Ethernet based Network Processors and Controllers, IEEE 802.11 and IEEE 802.3 LogCOREs
- Specialized Image cores, such as PCI 64/64, PCI 64/32, and PCI 32/32 LogCOREs
- Video, Audio and Image Processing cores, such as H.264 Decoder (Standard and H.264/AVC), Post-Processor like Converter LogCOREs