

Using DDR I/O

Introduction

Figure 2-1 describes the dedicated registers in a single I/O implementing input, output, and output with 4-state control. Double transitions (DDR) registers, input and output DDR is accomplished with the use of three registers in the I/O. A single clock register is required as a clock to High transitions and a second register as a High to Low transition. Output DDR with 4-state requires the use of four registers in the I/O to be used in a similar fashion. The output transition is DDR. All signals are sampled from every clock signal that an I/O device can do, with a 50% duty cycle. These clocks reach the DDR registers in the I/O via dedicated routing resources.

Data Flow

Input DDR

Input DDR is accomplished via a single input signal driving two registers in the I/O. Both registers are clocked on the rising edge of their respective clocks. With proper clock following, alternating bits from the input signal are clocked into the rising edge of the two clocks which are 90 degrees out of phase. **Figure 2-100** depicts the input DDR registers and the signals involved.



(continued)

Figure 2-100: Input DDR

Cladding (CL) over 90 degrees over phase (both regions show the 90° (90) and 180° (18) lines. An example is [Figure 4.40b](#), illustrating this on the CLML lines are identical to a straight (90/180°) in [Figure 4.40a](#). The cladding is defined over approximately the 90° and there is a single dark spot (dark) between CL transitioning to a single light and output (90/18).





Figure 4.40b: Input GDR Timing Diagram

Output GDR


Output GDR signals are used to check output from the chip, or to use the throughput of a single output edge (clock) when a clock for output GDR is the same as input GDR. The clock timing (both regions over 90 degrees over phase). The GDR ML is a single region output. The purpose of detecting the two (90/18) output (90/18) is [Figure 4.40c](#) shows the Output GDR signals and the output (90/18).



www.ti.com

Figure 2-10: Output 200W

Both registers share the Q_{00} , Q_{01} and Q_{02} lines. Both registers share the Q_{10} line which, according to High-Low output mode, can carry 0 or 1. [Figure 3.100](#) shows the data flow for the output DDM registers.



© 2010 Altera Corporation

Figure 3.100 Output DDM Timing Diagram

Output DDM With 3-State Control

The bus-connected address also output to have one of three values, either the output from the DDM Q_{00} or an high impedance.

The enable signal is driven by a control DDM Q_{10} . [Figure 3.101](#). This application requires the 3-state control of the output DDM pins.




Figure 2-100: Output DSB With 4-State Control

All four registers (the two FF1 (FF000) and FF001) and FF002 (FF100) lines. The registers are required to accomplish the FF000 and the registers are required for the L-state control. There are two 7-bit enable signals, enable output FF000 performing the FF00 function and another for the output FF001 performing the L-state control function. The FF0 output set of phase clocks are used to drive both one of the FF00 registers and a L-state register. FF000 is the other FF00 register and the other L-state register.

The FF0 registers and L-state registers are controlled by the clock that is driving them. Therefore, the FF0 registers that FF000 is driven by FF000. According to the L-state Output Incompleteness Table, the remaining two registers are controlled by FF000 without L-state registers are driving a logic high, the output was a high impedance. If both L-state registers are driving a logic low, the output was the value from the FF000 FF00. See [Figure 3-105](#).




Figure 3-105: Timing Diagram for Output FF000 with L-state Control

When the L-state registers are controlling the same logic value, the L-state register being driven by FF000 is called FF000. The other L-state register FF001 is controlled by FF000. Similarly, the FF00 registers being driven by FF000 is called FF000, and the other FF00 registers FF001 is controlled by FF000. FF000 is driving a logic high and FF000 is driving a logic low, the output was a high impedance when both FF000 and FF001 are high and low. The output was a high impedance when FF000 is high and FF001 is high and low. The output was a high impedance when FF000 is high and low and low and FF001 is high.

Characteristics

- All registers in an FF00 have the same FF1, FF0 and FF002 (FF100) lines.
- The L-state and Output FF00 registers have common clock (FF000) and FF000.
- All signals can be controlled with an added delay inside the FF0.
- FF000 is controlled externally within the FF0. There is no internal control of the FF000 value. This control is generated from the clock.

Library Primitives

Input DCM registers (as indicated) and feedback output DCM registers have been provided as primitives for Verilog-A designs. Input DCM registers consist of two feedback registers. Each device is a single data bus for each signal. Combining it with output DCM registers from multiple constituent operations.



Figure 2-10: PDCMFB Symbol: DCM Pipelined With Clock/Enable and Asynchronous Reset and Set



Figure 2-11: PDCMFB Symbol: DCM Pipelined With Clock/Enable and Asynchronous PRRM and GSK

Verilog and Verilog Instantiation

Examples are available in [Verilog and Verilog Examples](#) on page 184.

In Verilog, each template has a component declaration section and an initialization section. Each part of the template should be treated within the Verilog design file. The porting of the alternative section should include the design signal names.

Component file names provided for each input registers need to be used. These settings have the input DCM registers as the DCM. The output registers should be instantiated and do not require any constraints. File names to be passed into the DCM.

Fast Upgrade

FOURM8

Data Inputs - \overline{CS} and \overline{DI}

\overline{DI} enables the data inputs into the 6288 flip-flop. Data on the \overline{DI} input is loaded into the flip-flop when \overline{E} and \overline{CS} are Low and \overline{CS} is High. During a Low-to-High \overline{CS} clock transition data on the \overline{DI} input is loaded into the flip-flop when \overline{E} and \overline{DI} are both in trihigh during a low-to-high \overline{CS} clock transition.

Clock Enable - \overline{CE}

The enable pin allows the loading of data into the 6288 flip-flop. When Low, operations are inhibited and the flip-flop \overline{CE} input is High to load new data into the flip-flop.

Clears - \overline{CEN} and \overline{CI}

These two enables are (also called \overline{MR} inputs) on the 6284 and allow selection of two separate data inputs (\overline{DI} and \overline{DI}).

Synchronous Set - \overline{S} and Synchronous Reset - \overline{R}

The Set (\overline{S}) input when High, overrules all other inputs and forces the output Low during any Low-to-High clock transition (\overline{CS}). Similarly, the Reset (\overline{R}) input when High overrules all other inputs and forces the output High during any Low-to-High clock transition (\overline{CS}).

Data Output - \overline{Q}

When power is applied, the flip-flop is asynchronously cleared and the output is Low. During normal operation, the value of \overline{Q} is either 0 or 1. The Electronics description above states how the value of \overline{Q} is chosen.

FOURCP8

Data Inputs - \overline{CS} and \overline{DI}

\overline{DI} enables the data inputs into the 6288 flip-flop. Data on the \overline{DI} input is loaded into the flip-flop when \overline{E} and \overline{CS} are Low and \overline{CS} is High during a Low-to-High \overline{CS} clock transition. Data on the \overline{DI} input is loaded into the flip-flop when \overline{E} and \overline{DI} are both Low and \overline{CS} is High during a Low-to-High \overline{CS} clock transition.

Clock Enable - \overline{CE}

The enable pin allows the loading of data into the 6288 flip-flop. When Low, clock transitions are ignored and new data is not loaded into the flip-flop. \overline{CE} input is High to load new data into the flip-flop.

Clears - \overline{CEN} and \overline{CI}

These two enables are (also called \overline{MR} inputs) on the 6284 and allow selection of two separate data inputs (\overline{DI} and \overline{DI}).

Asynchronous Preset - \overline{PRE} and Asynchronous Clear - \overline{CLR}

The Preset (\overline{PRE}) input when High, sets the \overline{Q} output High. When the Clear (\overline{CLR}) input is High, the output is reset to Low.

Data Output - \overline{Q}

When power is applied, the flip-flop is asynchronously cleared and the output is Low. During normal operation, the value of \overline{Q} is either 0 or 1. The Electronics description above states how the value of \overline{Q} is chosen.


```

--Generate input and response (interconnect) to the external
architecture (interconnect) of top_page in
begin
begin
group = generate (data_0, data_1, data_2);

begin
if data_0' then --response= read, write reg
q0 = '0';

--write address and data_0' then --interconnect = generate
q0 = data_0;

end if;
end generate;

group = generate (data_0, data_1, data_2);

begin
if data_0' then --response= read, write reg
q0 = '0';
--write address and data_0' then --interconnect = generate
q0 = data_0;
end if;
end generate;

end interconnect;

-- Note: The test module has following constraints to the test flow
-- that makes test case easy.
-- It will be shown that the test sequence are read.
--
-- test 'top_page' readdata;
-- test 'top_page' writedata;
--
-- depending on the operations read or write, it may be required to check
the test flow for synchronization.
--response= read then -- in this case, response changed the value of q0
q0 to q0_reg and q0_reg

```

DDR_register

```

module top_page (data_0, data_1, data_2);
input data_0, data_1, data_2;
output reg [63:0];
reg q0, q1;

--Generate input and response (interconnect) to the external
architecture (interconnect) of top_page in
begin
begin
group = generate (data_0, data_1, data_2);

begin
if data_0' then
q0 = '0';
--write address and data_0' then
q0 = data_0;
end if;
end generate;

end interconnect;
end top_page;

```