

Using Embedded Multipliers

Introduction

Verilog-2 describes a large number of embedded Multiplier Blocks (MBlock) implemented within the multiplier. The embedded multiplier offers an efficient means to create 16-bit signed by 16-bit signed multipliers. The multiplier blocks demonstrate resources with the block fabric that multiply allowing for increased efficiency for many applications. Creating an multiplier can be implemented with additional logic resources in some FPGAs.

Applications such as signal-signal, signed-unsigned, and unsigned-unsigned multiplication, logical arithmetic, arithmetic shifts, block-complement and magnitude control are easily implemented.

Using the MBlock Capacity the designer can quickly generate multipliers that make use of the embedded Multiplier Block from 20 multipliers multipliers per 100 logic cells multiplier can be 1000 multiplier.

Two's-Complement Signed Multiplier

Data Flow

Each embedded multiplier block (MBlock) provides a programmable independent dynamic data register. Each signed or 16-bit unsigned. The MBlock primitive is illustrated in [Figure 2-40](#).

In addition, efficient encoding of multipliers up to 16-bit by 16-bit signed multipliers is accomplished by using embedded multipliers, one for absolute and one for 16-bit value. See [Figure 2-41](#).



Figure 2-40: Embedded Multiplier

Library Primitives and Submodules

One library primitive (MBlock) is available. [Table 2-10](#) shows the attributes of this primitive.

Table 2-10: Embedded Multiplier Primitive

Primitive	Inputs	Outputs	Ports	Signal/Output
MBlock	16	16	16	Signed (2's complement)

In addition to the previous, **P** indicates that implementer can implement signed and unsigned multipliers, and their complementation functions as provided in Table 3.27 and Verilog code. Multiplier using unimplemented **P** entry parameters is indicated with regions between signs crossing the signpost. In some Multiplier, the user can utilize unimplemented **P** entry by implementer's complement/multiplier code only generated using Verilog that **MS27** complement/multiplier code. **Table 3.27** lists needed multiplier code.

Table 3.27: Embedded Multiplier Submodule - Generated MS27 Verilog

Parameter	A Width	B Width	P Width	Signpost/Signout
MS27MULT_0	16	16	32	signed
MS27MULT_1	16	16	32	unsigned

Figure 3.27 represents the needed values used to implement **P** entry by Verilog signed multiplier using the embedded multiplier code only.




Figure 3.27: MS27MULT_0 Submodule

The least address 16 bits wide (16) always always from one input.

The least by least assigned address is connected to a similar manner with the most right width is not signed being tied to logic low.

Table 3.27 lists multiplier entries complementation entries that utilize one MS27MULT parameter and are not signed.

Table 2-10: Embedded Multiplier Submodules - Single MAC's 16x16

Submodule	A width	B width	P width	Signal/Output
MAC16x16_00	16	16	16	Unsigned
MAC16x16_01	8	8	16	Signed
MAC16x16_02	8	8	16	Unsigned
MAC16x16_03	4	4	8	Signed
MAC16x16_04	4	4	8	Unsigned
MAC16_16x16_00	4	4	16	Signed
MAC16_16x16_01	8	8	16	Unsigned
MAC16_16x16_02	4	4	16	Signed
MAC16_16x16_03	8	8	16	Unsigned
MAC16_16x16_04	4	4	8	Signed
MAC16_16x16_05	8	8	8	Signed
MAC16_16x16_06	8	8	8	Unsigned
MAC16_16x16_07	16	-	16	-
MAC16_16x16_08	16	-	16	-
MAC16_16x16_09	16	-	16	-

Multipliers of type MAC16_16x16_00 to MAC16_16x16_09 are one embedded multiplier implementation with separate inputs. The embedded multipliers receive optimized pin assignments to achieve the most pinable through-hole.

Figure 2-48 and **Figure 2-49** represent size by size signal multipliers and size by size output multipliers implementations, respectively.


Figure 2-48: MAC16_16x16_00 Submodule



Figure 3-30: MUX2TO1_0toNtoM0 Submodule

Submodule MUX2TO1_0toNtoM0 performs a multiplexed operation. The data value of a bus's complement number (the inverting negative number) is the opposite number while an identity, positive number remains unchanged. Submodule MUX2TO1_0toNtoM0 and MUX2TO1_0toNtoM0 perform a two's-complement value function. The resulting number is two's complement from either input or complementary complemented value after MUX2TO1_0toM0 is selected. Additional data bus number used to determine the value to efficiently convert sign-magnitude to two's complement or vice versa. [Figure 3-31](#) shows the connections to a MUX2TO1_0toNtoM0 module (Submodule MUX2TO1_0toNtoM0).



Figure 3-31: MUX2TO1_0toNtoM0 Submodule

Two Multiplexers in a Single Primitive

Two multiplexers can be implemented in a single primitive. For simplified schematic purposes, an assumption of two separate being implemented in the same MUX2TO1_0toNtoM0 primitive is used. The following equation shows the format of the multiplication.

Two Multiplexers per Primitive

$$(X \cdot 2^N + Y)(Z \cdot 2^N + V) = (X^2 \cdot 2^{2N} + X^2V + Y^2Z + Y^2 \cdot 2^{2N}) + (X^2Z \cdot 2^N)$$

$(X \cdot 2^N)$ is the input X appearing on the left side while Y appears on the left side while the value $(Z \cdot 2^N + V)$. Two multiplexers can occur in one MUX2TO1_0toNtoM0 primitive, if the conditions in the following inequalities are met when neither X nor Y are 0.

Input/Output Conditions for Two Multiplication per Period

$$D^2 = D^2 \text{ (see 4.2)} \quad D^2 = D^2 \text{ (see 4.2)} \quad D^2 = D^2 \text{ (see 4.2)} \quad D^2 = D^2 \text{ (see 4.2)}$$

 For values of D and F the equation becomes:

$$D^2 = D^2 \quad (2.14)$$

$$D^2 = D^2 \quad (2.15)$$

$$D = D^2 \text{ (see 2.14)}$$

Figure 2.7 represents the MUX, D^2 , D^2 , D^2 sub-block.

Figure 2.7: MUX, D^2 , D^2 , D^2 - Connections to a MUX/PERIOD Division

Table 2.8 shows values for D and F where these conditions are met.

Table 2.8: Two Multiplication per MUX/PERIOD Sub-block Size

D = 0		D = 1	
Signal Size	Interdigit Size	Signal Size	Interdigit Size
0.5.1	0.5.1	—	0.5.1
0.5.1	0.5.1	—	0.5.1
0.5.1	0.5.1	0.5.1	0.5.1
0.5.1	0.5.1	0.5.1	0.5.1
0.5.1	0.5.1	0.5.1	0.5.1

VHDL and Verilog Instantiation

 VHDL and Verilog instantiation examples are available as examples of peripherals and sub-modules (see ["VHDL and Verilog Examples" on page 102](#)).

In VHDL, each template has a component declaration section and an architecture section. Each part of the template should be treated within the VHDL design file. The porting of the architecture section should include the design signals names.

Port Signals
Data In -A

This data input provides more than 16 bits per bit used as one of the multiplication operands.

Data In -B

This data input provides more than 16 bits per bit used as one of the multiplication operands.

Data Out - IF

This data register provides the data following a finding of not-a-complement multiplication for operands A and B.

Location Constraints

Each unshifted multiplier has location constraints either from `MSUBMULT`. In constant placement, multiplier locations are from `LOC` properties attached to `MSUBMULT` unshifted multiplier resources. In base `LOC` properties attached to them as constant placement, `MSUBMULT` placement locations differ from the convention used for setting `LOC` locations, allowing `LOC` properties to resolve easily from array to array. The `LOC` properties are the following form:

```
LOC = MSUBMULT_n_ptr
```

For example, `MSUBMULT_0000` is the hexadecimal `MSUBMULT` location on the device.

VHDL and Verilog Templates

VHDL and Verilog templates are available for the primitive unshifted multipliers.

The following is a template for the primitive:

```
• MSUBMULT_0000 (primitive MSUBMULT_00)
```

The following are templates for unshifted:

- `MSUBMULT_0001` (unshifted `MSUBMULT_01`)
- `UNSHIFTED_MSUBMULT_0002` (unshifted `MSUBMULT_02`)
- `UNSHIFTED_MSUBMULT_0003` (unshifted `MSUBMULT_03`)
- `MSUBMULT_0004` (unshifted `MSUBMULT_04`)
- `UNSHIFTED_MSUBMULT_0005` (unshifted `MSUBMULT_05`)
- `MSUBMULT_0006` (unshifted `MSUBMULT_06`)
- `UNSHIFTED_MSUBMULT_0007` (unshifted `MSUBMULT_07`)
- `MSUBMULT_0008` (unshifted `MSUBMULT_08`)
- `UNSHIFTED_MSUBMULT_0009` (unshifted `MSUBMULT_09`)
- `MSUBMULT_0010` (unshifted `MSUBMULT_10`)
- `UNSHIFTED_MSUBMULT_0011` (unshifted `MSUBMULT_11`)
- `MSUBMULT_0012` (unshifted `MSUBMULT_12`)
- `UNSHIFTED_MSUBMULT_0013` (unshifted `MSUBMULT_13`)
- `MSUBMULT_0014` (unshifted `MSUBMULT_14`)
- `UNSHIFTED_MSUBMULT_0015` (unshifted `MSUBMULT_15`)
- `MSUBMULT_0016` (unshifted `MSUBMULT_16`)
- `UNSHIFTED_MSUBMULT_0017` (unshifted `MSUBMULT_17`)
- `MSUBMULT_0018` (unshifted `MSUBMULT_18`)
- `UNSHIFTED_MSUBMULT_0019` (unshifted `MSUBMULT_19`)
- `MSUBMULT_0020` (unshifted `MSUBMULT_20`)
- `UNSHIFTED_MSUBMULT_0021` (unshifted `MSUBMULT_21`)
- `MSUBMULT_0022` (unshifted `MSUBMULT_22`)
- `UNSHIFTED_MSUBMULT_0023` (unshifted `MSUBMULT_23`)
- `MSUBMULT_0024` (unshifted `MSUBMULT_24`)
- `UNSHIFTED_MSUBMULT_0025` (unshifted `MSUBMULT_25`)
- `MSUBMULT_0026` (unshifted `MSUBMULT_26`)
- `UNSHIFTED_MSUBMULT_0027` (unshifted `MSUBMULT_27`)
- `MSUBMULT_0028` (unshifted `MSUBMULT_28`)
- `UNSHIFTED_MSUBMULT_0029` (unshifted `MSUBMULT_29`)
- `MSUBMULT_0030` (unshifted `MSUBMULT_30`)
- `UNSHIFTED_MSUBMULT_0031` (unshifted `MSUBMULT_31`)

The corresponding unshifted multipliers have to be synthesized with the design.

Templates for the `MSUBMULT_0000` primitive are provided in VHDL and Verilog code as an example.

