

The possible inputs during a global clock buffer or multiplexer are summarized in [Table 3.1](#).

Table 3.1 Inputs During Global Clock Buffers or MUXs

Source	Destination				
	BUFGMUX (BUFGMUX)	BUFGMUX (BUFGMUX)	MUXCLOCK (M or F)	MUXCLOCK (M)	BUFG (BUFG)
Internal clock via BUFGMUX	Not allowed in some quadrants?	No	Not allowed in some quadrants?	No	None specified
IO pin clock outputs	None edge triggered or latched?	No	None edge triggered or latched?	No	General information?
Internal logic	General information?	General information?	General information?	General information?	General information?
Global clock multiplexers (not BUFG)	General information?	General information?	General information?	General information?	General information?
BUFGMUX	No	No	No	No	Global clock output?
BUFGMUX (mux)	No	No	General information?	No	Global clock output?

Notes

1. This table shows the problem from a designer's perspective regarding BUFGMUX, MUXCLOCK, multiplexers, general information and table formatting.
2. None edge triggered or latched means not an advanced output process.
3. Not to be confused with an output clock.

All BUFG (BUFGMUX, BUFGMUX) outputs are available on the quadrant boundaries. The output of the global clock buffer output cannot be connected pins.

Primary and Secondary Global Multiplexers

Each global clock buffer is available for primary or secondary clock multiplexers.

The global clock buffers or multiplexers are divided as follows:

- Right primary clock multiplexers
- Right secondary clock multiplexers

There is no difference in the hardware between a primary and a secondary clock multiplexer. However, some restrictions apply to primary/secondary multiplexers, because they share input connections as well as some logic quadrants.

Each FPGA device is divided into two quadrants: North/West-South/West, North/East, and South/East. Each quadrant has two primary and two secondary clock multiplexers. The clock multiplexers are labeled (e.g., CP) as follows: primary and secondary for each side, identically on the right and the left of a "clock multiplexer" (CP) at the bottom (clocking clock multiplexer "CP" at the top).

In each device, the right leg (busbar) that carries current can be either bus bar primary and bus secondary, labeled B1 and B2, as shown in **Figure 2-6**.



Figure 2-6: Primary and Secondary Bus Multiplex Locations

Primary/Secondary Rule 1

Combining two “Facing” dual multiplexers (B1/B2P and B2/B1S), either one of these multiplexers can serve any quadrant. The ability to serve a quadrant with that quadrant is shown in **Figure 2-6**. Note that the dual multiplexers “B1” and “B2” compare for quadrant across. They B1/B2P compare cannot be used in the same quadrant as B2/B1S.




Figure 2-6b: Facing B1/B2P and B2/B1S Connections

Primary/Secondary Pairs 2

In a WPCB or WPCMB configuration, standard power is to be avoided. Two adjacent disk multiplexers share two inputs, as shown in **Figure 3.2**. The disk multiplexers “1P” and “1S” have a common P (or secondary) input.



Figure 3.2

Figure 3.2 Disk Multiplexer Pair Showing Disk Multiplexer Inputs

Table 3.2 lists the disk multiplexer pairs in any given filter. The primary multiplexers (inputs P), if one common with the corresponding secondary multiplexer input (S) (i.e., Primary P input is common with secondary S input, and primary S input is common with secondary P input).

Table 3.2 Top-Disk Multiplexer Pairs

Primary P ₁ /S ₁	1P	1S	2P	2S
Secondary P ₂ /S ₂	1S	1P	2S	2P

Table 3.3 Bottom-Disk Multiplexer Pairs

Primary P ₁ /S ₁	1P	1S	2P	2S
Secondary P ₂ /S ₂	1S	1P	2S	2P

Primary/Secondary Design

For up to eight global storage units, connect the eight primary global controllers (G1-G8) to the DC bus. As required, G1-G8 can be located. Because of the shared design, a maximum of eight independent global data configurations for each G1-G8 are shown in [Figure 4-1](#).




Figure 4-1: Eight Global Storage Design

DC/DC Converters

The clean design (CD/PC) has a requirement that all DC/DCs be zero-profile. The clock noise mitigation must be considered for all DC/DCs by reducing both output per DC/DC to reduce stress on that multiplexer on the same edge (see structure) as shown in [Figure 3-18](#).




Figure 3-18: 6000 Multiplexers

Clock Output

The clock distribution is based on eight clock lines per quadrant that follow multiplexers output in alternating quadrants. The format of the clock has eight dedicated bus clock channels. The device is divided into four quadrants (Q1, Q2, Q3, and Q4) with eight global clocks available per quadrant.

Single clock buffers are in the middle of the top edge and eight are in the middle of the bottom edge. Any of these buffers buffer output from that or any quadrant up to a maximum of eight clocks per quadrant, as illustrated in [Figure 3-19](#); provided there is not a primary or secondary master.




Figure 3-19: Clock Buffer Outputs per Quadrant

Designs with more than eight clock sources for implementation efficiency or consistency, distributing the clocks to sub-products. An example, a design with 16 clocks can be implemented as shown in [Figure 4.43](#).



Figure 4.43: 16-Clock Example

The clocks with led-buffers in this example are connected as shown in [Table 4.4](#).

Table 4.4: Clock Hierarchical With Clock Buffers

	CLK_1	CLK_2	CLK_3	CLK_4	CLK_5	CLK_6	CLK_7	CLK_8	CLK_9	CLK_10	CLK_11	CLK_12	CLK_13	CLK_14	CLK_15	CLK_16
CLK_1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CLK_2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CLK_3	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CLK_4	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CLK_5	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CLK_6	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CLK_7	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CLK_8	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CLK_9	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CLK_10	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CLK_11	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CLK_12	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CLK_13	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CLK_14	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CLK_15	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CLK_16	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

CAM, it is used in low-precision, and the other distributed to one or two positions, regardless of the position of the clock buffer (multiplexing) as long as they are not competing to cover the same position (Share CAM, or SHCAM) is used to increase the responsiveness with CAM. (SHCAM) feature **Primary/Secondary Bits 1** (see page 100) in other words, the clock buffer uses one take (the Secondary) and buffer same position (the primary) that CAM required condition or still requires (SHCAM) can be connected to any of the eight clock rate available in a particular position.

Note that if a global clock (primary buffer) is used in low-precision, the corresponding secondary buffer is not available.

Power Consumption

Clocks have been designed before data and temperature operation. Any unused inputs is disconnected, as shown in **Figure 4-60**.



Figure 4-60 Low Power Clock Network

Also available to reduce overall power consumption on the SHCAM feature, for dynamically sharing a clock bus only when the corresponding module is used, and the SHCAM feature, for enabling bus of high frequency clock to a low frequency clock. The frequency capabilities of the CAM components (the low or high frequency clock) have a single source of clock, as illustrated in **Figure 4-61**. (See **Using the Shared Clock Manager (SCM)** (see page 101).)




Figure 4-61 Dynamic Power Reduction Scheme

Library Primitives and Submodules

The primitives in [Table 2-1](#) are available with the input, output, and control signals.

Table 2-1: Clock Primitives

Primitive	Input	Output	Control
BUFC	1	0 ¹	--
BUFCM0	1, 0	0 ¹	--
BUFC	1	0 ¹	--
BUFCM0_1	00, 01	0 ¹	1
BUFCM0_2	00, 01	0 ¹	1

Refer to [“Using Single-Mode Multiplexers” on page 147](#) for a list of the conditions available for BUFC, and refer to [“Using BUFCM0_1/2” on page 148](#) for a list of the conditions available for BUFCM0.

The submodules in [Table 2-2](#) are available with the input, output, and control signals.

Table 2-2: Clock Submodules

Primitive	Input	Output	Control
BUFCM0	1	0 ¹	0, 1
BUFCM0_1	1	0 ¹	0, 1

Primitive Functions

BUFC

BUFC is an input clock buffer with one clock input and one clock output.

BUFCM0

BUFCM0 is an input clock buffer with one clock input (positive and/or negative polarity) and one clock output.

BUFC

BUFC is a global clock buffer with one clock input and one clock output, driving either clock clock domain or outputs. The output follows the input, as shown in [Figure 2-10](#).



Figure 2-10: BUFC Waveform

BUFCM0 and BUFCM0_1

BUFCM0 and BUFCM0_1 are global clock buffers incorporating current mode logic that drive the output signal as a multiplex, even when the enable signal changes asynchronously.

BUFCM0 has the packaged decoupling ring edge clock, while BUFCM0_1 is preferred for the falling edge clock.

Operation of the BIFURM00 Circuit

When the input has been High for a while, the output follows input's.

When input goes the most falling edge of it, causes the output to go Low and stay Low until after the next falling edge of it. From there on, the output follows the 0 input.

When input High, the next falling edge will cause the output to go Low and stay Low until after the next falling edge of it. From there on, the output follows 0.

Whenever the output stays Low while waiting between the two clock domains, both always complete the full clock period (High followed by Low) when waiting between clocks. See [Figure 2-25](#).




Figure 2-25: BIFURM00 Waveforms

Operation of the BIFURM01 Circuit

When the input has been High for a while, the output follows input's.

When input goes the most rising edge of it, causes the output to go High and stay High.

When input High, the next rising edge of it causes the output to go High and stay High until after the next rising edge of it. From there on, the output follows 1.

Whenever the output stays High while waiting between the two clock domains, both always complete the full clock period (High followed by Low) when waiting between clocks. See [Figure 2-26](#).




Figure 2-26: BIFURM01 Waveforms

The actual logic is complex in it. When BIFURM00 or BIFURM01 is used with 0/1 output, enabled BIC_Clocks need to be clock enabled. After the delay between with BIC_Clock, use the preferred solution.

QSR

When a Clockless Bus (QSR) is used, BIFURM00 (with BIC_Clock) is introduced to the relationship of the 0 input.

Submodules
BUFGCE and BUFGCE_I

BUFGCE and BUFGCE_I are submodules based on BUFGCE's configuration (BUFGCE_I respectively). BUFGCE and BUFGCE_I are global clock buffers incorporating a user enable function, that enable output drivers across gates. The output signal should meet the setup time for the clock.

BUFGCE is the preferred device for clocking on the rising edge, while BUFGCE_I is preferred when clocking on the falling edge.

Operation of the BUFGCE Circuit

When the CE input is High, the output follows the input.

When CE goes Low while the input is Low, the output stays Low.

When CE goes Low while the input is High, the output continues to follow the input until it goes Low, and then stays Low.

When CE goes High while the input is High, the output stays Low, then starts following the input with the next falling edge.

When CE goes High while the input is Low, the output follows the input.

Whenever the output stays Low when the clock is disabled, but to complete the clock. High pulse when the clock is being disabled, as shown in [Figure 2-17](#).


Figure 2-17: BUFGCE Waveforms
Operation of the BUFGCE_I Circuit

When the CE input is High, the output follows the input.

When CE goes Low while the input is High, the output stays High.

When CE goes Low while the input is Low, the output continues to follow the input until it goes High, and then stays High.

When CE goes High while the input is Low, the output stays High, then starts following the input after the next falling edge.

When CE goes High while the input is High, the output follows the input.

Whenever the output stays High when the clock is disabled, but to complete the clock. Low pulse when the clock is being disabled, as shown in [Figure 2-18](#).


Figure 2-18: BUFGCE_I Waveforms

When BUFGCE or BUFGCE_I are used with DCMs, a second BUFG can be used for clock feedback. Buffering the input to BUFGCE is the preferred solution.

Summary

Note 4.5 Shows the maximum resources available per Virtex-8 device.

Table 4.7: Resources per Virtex-8 Device (from XRTM8 to XRTM800)

Resource	Maximum Number
Single-ended I/Os (pins)	16
Uncommitted BRAMs (Kbits)	8
BRAMs (total clock cycles)	16
BRAMs (per BRAMC0, 1)	8
BRAMs (per BRAMC2, 3)	8

Characteristics

The following are characteristics of global clocks in Virtex-8 devices:

- Use clock-tree distribution.
- Synthesize “clock fan” multiplexers that avoid congestion. Switching between two clock sources normally produces glitches unless you synchronize signals like the Virtex-8 global clock multiplexers.
- Group multiplexers for (j) or (k) across the common clock. If the multiplexer is selected, the clock source has no setup or the main clock edge. The setup time for BRAMC0 or BRAMC1 is relative to the falling edge of the clock multiplexer on the rising edge for BRAMC0_(j) or BRAMC0_(k). The setup time is valid relative to the selected clock.
- Use BRAMC0 or BRAMC1_(j) resources that enable multiplexers across a fan-1 clock multiplexer.

Location Constraints

BRAMC0 and BRAMC1_(j) (j=0,1,2,3) and BRAMC2/BRAMC3 resources can have LUT properties attached to them to constrain placement. The LUT properties are the following three constraints: `clock0`.

```
set "clock0" {set "clock0" }
```

Each clock path (BRAMC0) has a direct connection with a specific global clock multiplexer (input 0). A placement that does not conform to this rule causes the software to emit a warning.

If the clock (per BRAMC0) has LUT properties attached, the LUT allows place and route software resources flexibility, as compared to a direct connection to the global clock in the BRAMC0.

Secondary Clock Network

If more clocks are required, the 16 horizontal and vertical buslines in Virtex-8 devices can be used to route additional clock nets. This is supported by the place and route software, if the `BRAMC0/BRAMC1/BRAMC2/BRAMC3` resource is attached to the net.

VHDL and Verilog Instantiation

VHDL and Verilog instantiation requires several viable examples (see [“VHDL and Verilog Examples” page 16](#)) for all primitives and submodules.

In VHDL, each example has a component declaration section and an architecture section. Each part of the example should be located within the VHDL design file. The portmap of the architecture section should include the design signal names.

VHDL and Verilog Templates

The following are templates for primitives:

- `BUFGMUX_0001`
- `BUFGMUX_1_0001`

The following are templates for submodules:

- `BUFGMUX_0000`
- `BUFGMUX_1_0000`

As an example, the `BUFGMUX_0001` and `BUFGMUX_1_0001` (VHDL) and `BUFGMUX_0000` and `BUFGMUX_1_0000` (Verilog) templates are shown. In addition, the

`BUFGMUX_0001`, `BUFGMUX_1_0001`, `BUFGMUX_1_0000`, and `BUFGMUX_0000` Verilog templates are shown.

VHDL Template

```

-----
-- Module: BUFGMUX_0001
-- Description: 7-bit, constant output multiplexer
-- Related Files: Multiplexer_0001.vhd (design file)
--
-- Author: Xilinx, Inc.
-----
-- Improved Characteristics:
--
-- Improved Verilog:
  port (
    S0 : in std_logic,
         S1 : in std_logic,
         S2 : in std_logic,
         S3 : in std_logic
  );
end BUFGMUX_0001;
--
-- Additional Verilog:
--
-- Notes: None further recommended
--
-- Verilog: BUFGMUX_0001
  port map (
    S0 --> S0 -- BUFGMUX_0001: BUFGMUX_0001: BUFGMUX_0001: S0 to S0
    S1 --> S1 -- BUFGMUX_0001: BUFGMUX_0001: BUFGMUX_0001: S1 to S1
    S2 --> S2 -- BUFGMUX_0001: BUFGMUX_0001: BUFGMUX_0001: S2 to S2
    S3 --> S3 -- BUFGMUX_0001: BUFGMUX_0001: BUFGMUX_0001: S3 to S3
  );
--
-----
-- Module: BUFGMUX_1_0001
-- Description: 7-bit, constant output multiplexer
-- Related Files: Multiplexer_0001.vhd (design file)
--
-- Author: Xilinx, Inc.
-----
-- Improved Characteristics:
--
-- Improved Verilog: BUFGMUX_1_0001
  port (
    S0 : in std_logic,
         S1 : in std_logic,
         S2 : in std_logic,
         S3 : in std_logic
  );
end BUFGMUX_1_0001;

```