

Designing Sum of Products (SOP)

Introduction

Figure 3.1 shows a circuit that contains dedicated two-input multiplexers (MUX) and a two-input OR gate (OR) to perform a sum-of-products (SOP) with AND and OR gates. These contain the two-input AND outputs. These gates can be connected in a chain to generate the two AND functions within a circuit. The output from the second AND gate can then be combined with the dedicated OR gate to produce the desired Product(SOP).

Wire-Or CLB Resources

Each Virtex-II device has a MUX² which takes the output from the LUT as OBJECT signal. Depending on the width of data desired, several devices can be used to generate the SOP output. [Figure 3.1\(a\)](#) illustrates the logic implementation using a two-input OR gate in addition to the output LUT to generate the necessary OR function for the MUX² (only when a single input signal is high, can the V_{CC} configuration work the output. This use of carry logic helps to perform AND functions at high-speed and save logic resources.



Figure 3.1(a) Logic Implementation of SOP using MUX² and OR²

The output from the chain of AND gates is passed as one of the inputs of the OR gate and OR gate (OR²) to calculate the SOP. When OR gate is implemented vertically across several CLBs, depending on the width of the input data, [Figure 3.1\(a\)](#) illustrates how the AND gates can be bypassed to through the OR² gates in a horizontal mode, the case of which is the case of Product.

VHDL and Verilog Instantiation

To implement wide input AND functions, NAND's and OR's primitives can be instantiated in VHDL or Verilog code. The synthesizer only generates the hardware implementation if you provide a gate for any width of input data.

VHDL and Verilog Submodules

VHDL and Verilog submodules allow others to implement the overall circuit of wide input AND gates and OR gates in addition to the use of Primitives (PDP). The VHDL module provided can be grouped into what the width of data enables production to be specified in the code. The Verilog module provides to be equal example using hardware AND/ORs, with a choice of definition of data.

VHDL Templates

```

-- Module : and_ports
-- Description : an input and gate

-- Module : and_ports.vhdl
--
-----
library IEEE;
use IEEE.std_logic_arith all;
-- library IEEE;
-- use IEEE.ieee_standard_logic;

entity and_ports is
  generic (
    input_width : integer := 16); -- must be a power of 2
  port (
    data_in : in std_logic_vector (input_width-1 downto 0);
    andy : out std_logic;
    not_and_ports : out std_logic);
end and_ports;

architecture and_ports_arch of and_ports is
  signal wire;
  data_in <= data_in;
  and <= and_and_ports;
  not_and_ports <= not data_in;
end architecture;

component and_ports
  port ( data_in : in std_logic_vector;
        andy : out std_logic;
        not_and_ports : out std_logic);
end component;

component and_ports
  port ( data_in : in std_logic_vector;
        andy : out std_logic;
        not_and_ports : out std_logic);
end component;

component and_ports
  port ( data_in : in std_logic;
        andy : out std_logic;
        not_and_ports : out std_logic);
end component;

and_ports_a : and_ports
  port map ( data_in => data_in,
            andy => andy,
            not_and_ports => not_and_ports );

-- Instantiate the 16 bit fixed input the 16bit
and_ports_a : and_ports
  port map ( data_in => data_in,
            andy => andy,
            not_and_ports => not_and_ports );

```


