Application Note: CoolRunner® CPLDs



Terminating Unused I/O Pins in Xilinx CoolRunner CPLDs

Introduction

The CoolRunner family of CPLDs are the first PLDs to employ a TotalCMOS™ design methodology. Because these devices are fabricated on CMOS process technology, it is important to consider the options available in terminating unused pins. Allowing unused inputs and I/O pins to float can cause the voltage on the pin to be in the linear region of the CMOS input structures, which can increase the power consumption of the device.

All unused dedicated inputs and JTAG/ISP function pins (when JTAG/ISP is used) on CoolRunner devices must be terminated. For unused I/O pins, some CoolRunner devices have on-chip, programmable, weak pull-down or weak pull-up resistors that can be used for termination, but other devices require termination by the user. Table 1 indicates whether or not a particular CoolRunner device is equipped with the on-chip termination resistors.

Termination Options

For devices that do not have the on-chip termination resistors, Xilinx recommends using external 10 $k\Omega$ pull-up resistors on all inputs or I/Os that are not used. This provides the flexibility to use these pins should late design changes require additional I/O. These unused pins may also be tied directly to V_{CC} , but this will make it more difficult to reclaim the use of the pin should this be needed by a subsequent design revision. It is also acceptable to terminate the pins inside by connecting them to V_{CC} or ground. This must be done in the design entry phase.

When using the JTAG/ISP functions, $10 \text{ k}\Omega$ pull-up resistors should be used on each of the four mandatory signals. Letting these signals float can cause the voltage on TMS to come close to a logic Low, which could cause the device to enter JTAG/ISP mode at unspecified times.

In CoolRunner CPLDs that have the on-chip termination resistors, the software fitter automatically activates them for all unused I/O pins. No current is consumed by the device when the internal termination resistor is enabled. If you connect the pin to V_{CC} , the device would only sink current, not source it, therefore there is no pull-down current incorporated into the I_{DD} specification. The termination resistor is very weak, and when the pin is connected to 5V, the maximum sink current is less than 10 μ A per I/O. Note that the fitting software considers buried macrocells that do not use the pin for an input as unused, and activates the on-chip termination resistor. It is our recommendation that the unused I/O pins be left unconnected on CoolRunner CPLDs that contain on-chip termination resistors in designs that use those devices. Please refer to Table 1 for a list of CoolRunners with on-chip termination resistors.

Disabling the Internal Termination Resistors

In certain cases, a design may require that unused I/O pins be placed in a 3-state condition instead of being connected to the on-chip termination resistor (Table 1). This is accomplished in software via property statements. The statement:

disables the termination resistor circuit on all of the unused I/O pins. If disabling the termination resistor on a single unused pin is desired, this is done with the statement:

In this case, the termination resistor on pin 12 is disabled. Note that the arbitrary pin name (in this case "dingo") must be specified in the property statement even though the pin is unused. This name does not need to be declared in the Declaration section.

© 2000 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners.



Table 1: Termination Options for CoolRunner CPLDs

Part Number	External Termination Recommended	On-chip Weak Pull-down Resistors	On-chip Weak Pull-up Resistors	
XPLA Family				
XCR22V10-/I	Х			
XCR032-/I	Х			
XCR064-/I		X		
XCR128-/I		Х		
XPLA Enhanced Family				
XCR032C/N	Х			
XCR3064A/D		X		
XCR5064C/N		X		
XCR3128A/D		X		
XCR5128C/N		Х		
XPLA2 Family				
XCR3320C/N		X		
XCR3960C/N		Х		
XPLA3 Family				
XCR3032XLC/I			Х	
XCR3064XLC/I			Х	
XCR3128XLC/I			Х	
XCR3256XLC/I			Х	
XCR3384XLC/I			Х	

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
02/10/00	1.1	Converted to Xilinx format.
04/17/00	1.2	Changed disabling pull-down on a single pin statement from "xpla property 'dingo:12 tristate';" to "xpla property 'tri-state dingo:12'" and updated paragraph.
10/09/00	1.3	Added Application Note reference to header.